Conversion from Linear to Circular Polarization and Stokes Parameters in FPGA. Koyel Das, Alan Roy, Gino Tuccari, Reinhard Keller

Similar documents
Event Capture α First Light. Abstract

Observation of neutral hydrogen using FFT spectrometer Argos on a 5m telescope

Principles of Communications Lecture 8: Baseband Communication Systems. Chih-Wei Liu 劉志尉 National Chiao Tung University

A New Spectrometer for the Green Bank Telescope

Oversampling Converters

Lecture 27 Frequency Response 2

Line Codes and Pulse Shaping Review. Intersymbol interference (ISI) Pulse shaping to reduce ISI Embracing ISI

Chapter 12 Variable Phase Interpolation

Cast of Characters. Some Symbols, Functions, and Variables Used in the Book

Overview of Technical Approaches

Lecture 10, ATIK. Data converters 3

Number Representation and Waveform Quantization

INTRODUCTION TO DELTA-SIGMA ADCS

Distortion Analysis T

FPGA Implementation of a Predictive Controller

E-MERLIN and EVN/e-VLBI Capabilities, Issues & Requirements

Interferometer Circuits. Professor David H. Staelin

Pipelined Viterbi Decoder Using FPGA

9.4 Enhancing the SNR of Digitized Signals

Neutrinos with a cosmic ray detector. Cosmic rays with a neutrino detector

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

NCU EE -- DSP VLSI Design. Tsung-Han Tsai 1

Interference Problems at the Effelsberg 100-m Telescope

LAB 6: FIR Filter Design Summer 2011

UNIT 1. SIGNALS AND SYSTEM

TRB Developments. Michael Traxler for the TRB Collaboration. TRB Platform. Experiences and Limits. Next Step: DiRICH. Summary

EE 435. Lecture 32. Spectral Performance Windowing

Successive Approximation ADCs

Let us consider a typical Michelson interferometer, where a broadband source is used for illumination (Fig. 1a).

Real-time ppb CO 2 Impurity Detection by an Advanced FTIR- UVF System

EE 505 Lecture 10. Spectral Characterization. Part 2 of 2

EECS 579: Logic and Fault Simulation. Simulation

Correlator I. Basics. Chapter Introduction. 8.2 Digitization Sampling. D. Anish Roshi

Square Root Raised Cosine Filter

Introduction to Digital Signal Processing

Discrete-Time Systems

Tracking board design for the SHAGARE stratospheric balloon project. Supervisor : René Beuchat Student : Joël Vallone

Experimental Verification of a Timing Measurement Circuit With Self-Calibration

Design and FPGA Implementation of Radix-10 Algorithm for Division with Limited Precision Primitives

Lab VI Light Emitting Diodes ECE 476

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion

Basics of the Kramers-Kronig- and the Z-Hit algorithms Lecture at the Kronach Impedance Days 2015 Dr. Werner Strunz

Low-Noise Sigma-Delta Capacitance-to-Digital Converter for Sub-pF Capacitive Sensors with Integrated Dielectric Loss Measurement

Recipes for the Linear Analysis of EEG and applications

NPSAT1 Solar Cell Measurement System

Numbering Systems. Computational Platforms. Scaling and Round-off Noise. Special Purpose. here that is dedicated architecture

PSEUDORANDOM BINARY SEQUENCES GENERATOR

Emittance blow-up and loss maps in LHC using the transverse damper as exciter

ESS Finite Impulse Response Filters and the Z-transform

2. SPECTRAL ANALYSIS APPLIED TO STOCHASTIC PROCESSES

FROM ANALOGUE TO DIGITAL

Q. 1 Q. 25 carry one mark each.

THE MICHELSON INTERFEROMETER Intermediate ( first part) to Advanced (latter parts)

An introduction to AERA. An Introduction to the Auger Engineering Radio Array (AERA)

ECE Branch GATE Paper The order of the differential equation + + = is (A) 1 (B) 2

MURCHISON WIDEFIELD ARRAY

DIGITAL COMMUNICATIONS. IAGlover and P M Grant. Prentice Hall 1997 PROBLEM SOLUTIONS CHAPTER 6

21 Yes, in LFP between ldd y and stx y. A) accuracy. J) desk check. D) bandwidth. E (partial credit B) D. P) latency. U) polled interrupt W) private

HN58C256 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

Error Spectrum Shaping and Vector Quantization. Jon Dattorro Christine Law

2. Accelerated Computations

EE4512 Analog and Digital Communications Chapter 4. Chapter 4 Receiver Design

A concentration fluctuation model for virtual testing of detection systems

Semiconductor Memories

Motivation for CDR: Deserializer (1)

Logic Design II (17.342) Spring Lecture Outline

CHAPTER 2 RANDOM PROCESSES IN DISCRETE TIME

HN58C65 Series word 8-bit Electrically Erasable and Programmable CMOS ROM

Lab 2 Working with the X-Band Interferometer

Output intensity measurement on a diagnostic ultrasound machine using a calibrated thermoacoustic sensor

HN58C66 Series word 8-bit CMOS Electrically Erasable and Programmable CMOS ROM. ADE F (Z) Rev. 6.0 Apr. 12, Description.

E : Lecture 1 Introduction

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

The OH Maser Line Receiving System for the Urumqi 25m Radio Telescope

Spectral Line Observing

The Discrete Fourier transform

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

A. Relationship of DSP to other Fields.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Light Work Memo 4 rev 3: System Temperature Measurements July 7 1

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Chapter 7: Filter Design 7.1 Practical Filter Terminology

Digital Fundamentals

Calorimetry in particle physics experiments

Weiyao Lin. Shanghai Jiao Tong University. Chapter 5: Digital Transmission through Baseband slchannels Textbook: Ch

Signals and Spectra (1A) Young Won Lim 11/26/12

6.776 High Speed Communication Circuits Lecture 10 Noise Modeling in Amplifiers

HIGH RESOLUTIO TIME-I TERVAL MEASUREME T SYSTEMS APPLIED TO FLOW MEASUREME T. Sławomir Grzelak, Marcin Kowalski, Jarosław Czoków and Marek Zieliński

J.-M Friedt. FEMTO-ST/time & frequency department. slides and references at jmfriedt.free.fr.

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

EE 313 Linear Signals & Systems (Fall 2018) Solution Set for Homework #7 on Infinite Impulse Response (IIR) Filters CORRECTED

Digital Logic and Design (Course Code: EE222) Lecture 19: Sequential Circuits Contd..

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

encoding without prediction) (Server) Quantization: Initial Data 0, 1, 2, Quantized Data 0, 1, 2, 3, 4, 8, 16, 32, 64, 128, 256

Chapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory

Beamforming. A brief introduction. Brian D. Jeffs Associate Professor Dept. of Electrical and Computer Engineering Brigham Young University

PGT104 Digital Electronics. PGT104 Digital Electronics

Quadrature-Mirror Filter Bank

NGRM Next Generation Radiation Monitor new standard instrument for ESA

Transcription:

Conversion from Linear to Circular Polarization and Stokes Parameters in FPGA Koyel Das, Alan Roy, Gino Tuccari, Reinhard Keller

Purpose 1. Conventionally, for the formation of circular polarization, analogue circular polarizers are used 2. Circular polarizers need flat phase response - existing circular polarizers are narrow band due to imperfect 90 degrees phase shift over broad bands 3. VLBI is simplest with circular polarization but hard with new broad-band receivers 4. Better bandwidth and polarization purity is possible with formation of circular polarization in the digital domain. 5. Field Programmable Gate Arrays are used because of high processing power, low cost, portability and reconfigurability. 6. The instrument under development will cover 500 MHz bandwidth

Processing Steps 1) Receive two linear polarizations X and Y time domain samples at a rate of 1 GS/s. 2) Reduce the rate to 128 MHz by parallel processing techniques in FPGA. 3) Equalize the instrumental phase and gain between X and Y. 4) Form circular polarization by adding 90º phase shift to one of the polarizations. 5) Obtain the Stokes parameters in terms of LHC and RHC polarizations. Implementation 1) The implementation is aimed to be done in the Core2 board of the DBBC that has a Virtex 5 FPGA chip (xc5vlx220 or xc5vlx330) on board.

Theory Introduction 1. The field components x(t) and y(t) from a crossed dipole undergo unequal phase and amplitude distortions due to dissimilar transfer characteristics of the two receiving systems. 2. Phase and gain equalization is performed to make the phase and amplitude difference between x(t) and y(t) zero. 3. Calibration is already performed in software on stored data by astronomers. Our effort is to develop an instrument to form circular polarization in real time using digital techniques to improve on the analogue counterparts. 4. We consider here a linear time invariant system (ie no channel non-linearities or multipath effects)

Phase, Gain Calibration And Conversion to Circular Polarization Let us consider a broadband source s(t) sending signals continuously in time and is located equidistant from the two dipoles X and Y. We will consider a finite number of time domain spectra N s each consisting of N samples spaced continuously in time. N s depends on the number of samples N, the sampling rate f s and the total integration time t integ N s = f s. t integ / N For a simple analysis, we consider just one frequency component in a spectrum and the results will hold good for all other spectral components. (1) The time domain signals x i t and y i t where i = 1,2,3,..., N s are represented by the following equations. x i t =h 1 t s i t n 1i t y i t =h 2 t s i t t d xy n 2i t (2) (3) where h 1 t and h 2 t are the transfer functions of channel x and channel y; t d xy is the initial time delay that the input signal s i t undergoes before entering channel y w.r.t channel x.

The two interfering sources n 1i t and n 2i t include the thermal fluctuations and external spurious sources. Going directly to the discrete form frequency domain representation where the samples of x i and y i are located at uniform intervals of 0 and considering only the rth samples of x i and y i for clarity. x i r. 0 = x i r. 0.e j. x r. 0 = h 1 r. 0. e j. 1 r. 0. s i r. 0. e j.r. 0.0 n 1i r. 0 y i r. 0 = y i r. 0. e j. y r. 0 = h 2 r. 0.e j. 2 r. 0. s i r. 0. e j.r. 0. k 1.T s n2i r. 0 (4) (5) Phase Equalization The phase difference x r. 0 y r. 0 cross power spectrum, is obtained from the accumulated N s z r. 0 = i=1 N s z i r. 0 = x i r. 0. y i r. 0. e j x r. 0 y r. 0 i=1 (6)

The accumulated rth spectral component consists of the summation of the following product terms. 1. h r. 0. e j. r. 0. s i r. 0 2.e j.r. 0. k 1.T s (7) where, h r. 0. e j. r. 0 = h 1 r. 0. h 2 r. 0. e j. 1 r. 0 2 r. 0 2. h 1 r. 0.e j. i r. 0. s i r. 0. e j.r. 0.0 '. n 2i r. 0 (8) 3. h 2 r. 0. e j. 2 r. 0. s i r. 0.e j.r. 0. k 1 T s.n1i r. 0 (9) 4. h r. 0. e j. r. 0 '. n 2i r. 0. n 1i r. 0 (10) Term 4 gets canceled in a subtraction operation performed between the on source and off source accumulation results. 2 and 3 will average down to 0 unless an external time invariant source is present, which needs separate treatment and is not a part of this project.

The first term contains the phase difference due to different transfer functions of the two channels and due to the initial phase difference. instrument = r. 0 and initial =r. 0. k 1.T s Hence, the measured phase difference = instrument initial initial = instrument if is zero then,,which is required for instrumental phase calibration. can be set to zero by appropriate measurement setup. initial (11) (12) (13) Hence, if one of the polarization vectors is rotated with respect to the other by the measured phase difference then the instrumental phase errors are calibrated. Rotation is done by determining the rotation parameters of the rotation matrix [ R y' r. 0 I y' r. 0 where ]=[ cos sin sin cos =R z r. 0 / z r. 0 cos ][ R y r. 0 I y r. 0 ] and sin =I z r. 0 / z r. 0 (14)

Hence, the phase difference between x r. 0 and y ' r. 0 reduces to zero after rotation of the vector y r. 0 by the phase difference r. 0 or, x r. 0 y ' r. 0 =0 (15) Gain Equalization In order to compensate for the attenuations caused by the channel properties, all the spectral components of x i and y i are scaled to one same level determined by the maximum signal level A max in the passbands of the two spectra. The accumulated power spectra are expressed as follows N s N s x r. 0 2 = x i r. 0 2 = x i r. 0. x i r. 0. e j x r. 0 x r. 0 i=1 i=1 N s N s y r. 0 2 = y i r. 0 2 = y i r. 0. y i r. 0. e j y r. 0 y r. 0 i=1 i =1 (16) (17)

The accumulated spectra in equation (17) consists of the following three terms 1. 2. 3. h 2 r. 0 2. s i r. 0 2 h 2 r. 0 2. n 2i r. 0 2 2. h 2 r. 0 2. s i r. 0. n 2i r. 0 cos r. 0. k 1.T s n2i r. 0 (18) (19) (20) A subtraction operation between the on-source accumulation results and offsource accumulation results will eliminate the second term. If an external time invariant source is present in the background then n 2i r. 0 will remain the third term as a source of interference. If this interfering source is not present then we have only the first term. The equations for gain to compensate the distortion caused by as follows. 2 g y r. 0 = A max / y r. 0 2 Similarly, 2 g x r. 0 = A max / x r. 0 2 h 2 r. 0 2 is (21) (22)

Note: Gains are calculated using accumulated power spectra and are applied to the voltage spectra. There will be difference since the square root of the denominator in equation (21) or (22) doesn't match exactly the modulus of a single voltage spectrum. However, if the voltage spectral components are accumulated for sufficient amount of time then g y r. 0. y r. 0 2 ~ g y r. 0. y j r. 0 ~ A max, (23) g x r. 0. x r. 0 2 ~ g x r. 0. x j r. 0 ~ A max where j is not equal to i. (24) Windowing The window function applied to the resulting spectra is a unit delta function at 0 th frequency channel superimposed on a shifted rectangular function in the passband. Formation of RHC and LHC After phase and gain equalization, the two spectra are added with degrees phase shift to obtain the two circular polarizations, which are later used for obtaining the stokes parameters.

Design Overview x (t) y (t) ADC 1GS/s ADC 1GS/s Clock Rate Reduction 128MHz Clock Rate Reduction 128 MHz Serial Spectra Generator Serial Spectra Generator FFT1 FFT2.. streaming. 1k FFT... FFT8 decoder1 decoder2...... decoder8 Cross Spectra Z=X.Y* X 2 Y 2 Power Spectra Accumulators Zr Zi X 2 Y 2 1-8 1-8 1-8 1-8 Zr On-Off Zi On-Off X 2 On-Off Y 2 On-Off 8 accumulators Equalization Parameters Latch Gx.W Gx = Gy = Amax 2 / X 2 Amax 2 / Y 2 L.H.C R.H.C X' ± j. Y' (X,Y) Phase & Gain Corrections: (X,Y ) Fig. 1 Synchronization Gy.W Latch Cosø.W Sinø.W Window Function W Cosø = Zr/ Z Sinø = Zi/ Z

Design Logic Verification and Simulation Results Lab setup for collecting test data: - noise source was split and passed through two filters, - outputs were taken as X and Y. - sampled with two channels of a digital storage oscilloscope - test is to verify the design architecture so very small number of spectra were used Filter 1 Ch1 Noise diode Oscilloscope 2 GHz Filter 2 Fig. 2 Total number of samples = 25000 Ch2 Time series is divided into 24576 /1024 = 24 number of spectra Simulation carried out for an ensemble of 24 spectra.

Simulation results : True Values Matlab processed results Measured Values Results from block in fig.1 phase difference between X & Y after equalization. Phase Difference (Radians) 0 1000 Freq / MHz Fig. 3

True & measured phase difference between X & Y zoomed into the passband Phase Difference (Radians) 40 100 Freq / MHz fig. 4

True vs measured phase difference True Phase Difference (Radians) Measured Phase Difference (Radians) fig. 5

Phase difference before & after equalization zoomed into the passband Phase Difference (Radians) 40 100 Freq / MHz fig. 6

Comments : Phase Equalization 3. Figure 5. shows an exact match between the measured and the actual value though there is a little truncation error. 4. Much better results are expected for a larger number of spectra. 5. The design logic is verified and is found correct. Additional Comments : 2. Deviation from 0 : Residual thermal fluctuations for such a small number of spectra are causing the small fluctuations in the equalized phase.

Gain equalized X for the passband X 40 100 Freq / MHz fig. 7

X before & after equalization X 40 100 Freq / MHz fig. 8

Gain equalized Y for the passband Y 40 100 Freq / MHz fig. 9

Y before & after equalization Y 40 100 Freq / MHz fig. 10

True vs measured X & Y True Magnitudes Measured Magnitudes fig. 11

Circular power spectra after equalization Power 40 100 Freq / MHz Fig. 12

Gain Equalization : 3. Figure 11 shows an exact match between the actual and measured values. 4. Design logic is verified and is found correct. Additional Comments : 1. These data are not sufficient to equalize the signal levels to high accuracy since equations (23) and (24) are not completely satisfied for 24 spectra. g y r. 0. y r. 0 2 ~ g y r. 0. y j r. 0 ~ A max g x r. 0. x r. 0 2 ~ g x r. 0. x j r. 0 ~ A max, (23) (24) 2. Thermal fluctuations are reducing but not all the way to zero for 24 spectra.

Current Status : Implementation- Placing and Routing Number of FPGAs : Three or more since we are constrained by speed and DBBC layout structure. Next : Test in the anechoic chamber with a noise diode feeding the crossed dipole of the multi-beam receiver to measure the polarization purity. Future possible work: D-term (cross-polarization) correction.

Summary The simulation results for the phase and gain equalization shows that the algorithm and the design logic are correct. The same data is used for calibration and for measurement for verification of the technique. Next experiments will have different contiguous data sets for calibration and for result verification. Circular polarization with high purity is expected. If it works as expected then broadband receivers can use native linear polarization.