The current source. The Active Current Source

Similar documents
Homework Assignment 08

Lecture 37: Frequency response. Context

Biasing the CE Amplifier

Class AB Output Stage

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

ESE319 Introduction to Microelectronics. BJT Biasing Cont.

Circle the one best answer for each question. Five points per question.

Homework Assignment 09

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Electronic Circuits Summary

SPICE SIMULATIONS OF CURRENT SOURCES BIASING OF LOW VOLTAGE

Lecture 7: Transistors and Amplifiers

General Purpose Transistors

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Transistor Noise Lecture 14, High Speed Devices

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut

Electronics II. Final Examination

Bipolar Junction Transistor (BJT) - Introduction

ESE319 Introduction to Microelectronics Common Emitter BJT Amplifier

SOME USEFUL NETWORK THEOREMS

Transistor Characteristics and A simple BJT Current Mirror

EE105 Fall 2014 Microelectronic Devices and Circuits

Biasing BJTs CHAPTER OBJECTIVES 4.1 INTRODUCTION

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

The Common-Emitter Amplifier

Electronic Circuits. Prof. Dr. Qiuting Huang Integrated Systems Laboratory

DATA SHEET. BC556; BC557 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Mar 27.

EE 321 Analog Electronics, Fall 2013 Homework #8 solution

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

At point G V = = = = = = RB B B. IN RB f

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

DC Biasing. Dr. U. Sezen & Dr. D. Gökçen (Hacettepe Uni.) ELE230 Electronics I 15-Mar / 59

figure shows a pnp transistor biased to operate in the active mode

Mod. Sim. Dyn. Sys. Amplifiers page 1

Fig. 1 Simple BJT (NPN) current mirror and its test circuit

Chapter 2 - DC Biasing - BJTs

Mod. Sim. Dyn. Sys. Amplifiers page 1

Section 1: Common Emitter CE Amplifier Design

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

C1 (2) C2 (1) E1 (3) E2 (4) Type Marking Pin Configuration Package BCV61B BCV61C 2 = C1 2 = C1 1 = C2 1 = C2

CHAPTER.6 :TRANSISTOR FREQUENCY RESPONSE

Pb-free (RoHS compliant) package Qualified according AEC Q101 C1 (2) Type Marking Pin Configuration Package BCV62A BCV62B BCV62C 2 = C1 2 = C1 2 = C1

Input Stage. V IC(max) V BE1. V CE 5(sat ) V IC(min) = V CC +V BE 3 = V EE. + V CE1(sat )

University of Pittsburgh

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Quick Review. ESE319 Introduction to Microelectronics. and Q1 = Q2, what is the value of V O-dm. If R C1 = R C2. s.t. R C1. Let Q1 = Q2 and R C1

ESE319 Introduction to Microelectronics. Output Stages

Lecture 14: Electrical Noise

Electronics II. Midterm II

Bipolar junction transistors

Advanced Current Mirrors and Opamps

I. Frequency Response of Voltage Amplifiers

55:041 Electronic Circuits The University of Iowa Fall Final Exam

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D)

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Whereas the diode was a 1-junction device, the transistor contains two junctions. This leads to two possibilities:

CHAPTER.4: Transistor at low frequencies

VI. Transistor amplifiers: Biasing and Small Signal Model

Linear Phase-Noise Model

The Miller Approximation

Operational Amplifiers

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

Basic Electronics Prof. Dr. Chitralekha Mahanta Department of Electronics and Communication Engineering Indian Institute of Technology, Guwahati

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 4 DC BIASING BJTS (CONT D II )

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

Structured Electronic Design. Building the nullor: Distortion

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Systematic Design of Operational Amplifiers

Homework Assignment 11

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

ECE 304: Design Issues for Voltage Follower as Output Stage S&S Chapter 14, pp

Lab #8 Two Port Networks

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

A LDO Regulator with Weighted Current Feedback Technique for 0.47nF-10nF Capacitive Load

Chapter 5. BJT AC Analysis

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

Feedback Transimpedance & Current Amplifiers

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

MICROELECTRONIC CIRCUIT DESIGN Second Edition

Amplifiers, Source followers & Cascodes

CE/CS Amplifier Response at High Frequencies

Chapter 9: Controller design


Tutorial #4: Bias Point Analysis in Multisim

BC546 / 547 / 548. Small Signal Transistors (NPN) Vishay Semiconductors

Multistage Amplifier Frequency Response

Time Varying Circuit Analysis

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

Electronics II. Midterm #2

University of Toronto. Final Exam

Transcription:

V ref + - The current source Minimum noise euals: Thevenin Norton = V ref DC current through resistor gives an increase of /f noise (granular structure) Accuracy of source also determined by the accuracy of Output impedance mostly too low Use active V 4kT converter 37 The Active Current Source V ref + - - + Output impedance is What about the noise? 38

Nullor implemented by one CE stage V ref = -(V ref - V BE )/ Temperature behavior V BE found in (how to solve?) Output impedance: β f ro rout = r0 + + r + r + b π f >> r π and >> r b r out = ( β f + ) r 0 39 Plot of the output impedance vs r out r o 0.7(β f +) (β f +) V = kt = r = kt π β β f = 00, = 5 mv r π V =5V Lower β f reduces V but also r out Better nullor approximation helps (r o must be increased) 40

Noise behavior of active current source 4kTr b C S out = B r b C B 4kT( + ) + + (+ β f ) (+ r π ) (+ r π ) r π β f β f infinite 0 B 0 (4kT/) 4kT/ S out Only base shot noise remains 4 Plot of noise vs S out c /β f /β f r π f contribution of C plus 4kT/ euals B, then = β f g V = 5 V and S out = 4 B m Lowering β f for reducing V does not help also, as: S out = 8kT /V The lower V the higher the noise = B 4 3

Current source demo 5 V 0kΩ Q 0kΩ β f = 00 Switch open: Sout 4kT + 4kT + B v out n, nv / Hz = 33 dbµ V 5kΩ ma 0kΩ + V analyzer - Switch closed: S 0 + 4kT + S out C v out n, nv / Hz = dbµ V 43 Current sources in V circuits Output impedance: V r out r π V relatively small r out = VAF C eduction of the DC loop gain accuracy Does not need to cost bandwidth as pole also shifts Noise: V C Noise of the active part approximately doubles C 44 4

Saturating transistors B V BC V BE C V CE Transistor saturates if C / B < β F Collector-emitter voltage is the difference of V BE and V BC PTAT V CE = kt L NM b Bg + + C / β r ln C β For C / B = β f denominator euals zero V CE not determined V CE reduces for larger β r (saturation voltage reduces) V CE reduces for larger C / B (deeper saturation) B f 45 O QP nfluence of layout on V saturation () C B E electron at has a larger chance on recombination than electron at Bad for β r Take care of a large β r C B E Most of the electrons have a short way to go Less recombination β r increases General: Collector and emitter overlap should be as large as possible 46 5

The current mirror in out Mirror used for: (n) + - - + (m) biasing purposes current-gain stages buffering (cascode) Transfer : in out = m n Again nullor can be implemented by wire standard current mirror 47 Signal-to-noise ratio and dynamic range of a current mirror SN is the ratio of smallest and largest signal that can be processed at the same time D is ratio of smallest and largest signal that can be processed, not necessarily at the same time Noise power proportional to collector current ( C ) Signal power proportional to the suare of C ( C ) For C = na and B=0 khz P,S SN P signal S noise SN = 5dB D D 48 6

Peaking current source Derived from current mirror ln F HG S = KJ ln F H G K J S kt / d d C C = 0 for = C kt Q Q Source can be implemented by a resistor relatively low ohmic and accurate a broad resistor relatively high ohmic and not very accurate a small resistor What about PSS? 49 V = kt T = 300 K =50 Ω =00 Ω 50 7

Peaking current source vs Current mirror 50µA 8. kω 00µA 00µA kω 00µA 50 Ω Q p Q Q Q p 50 must be accurate 8k does not need to be accurate k must be accurate 5, : 70%, 00% 30% Peaking current source Current mirror 5 8

Conclusion/Summary Several configurations of voltage and current sources discussed Current level is the performance determining uality, not a V constraint Circuit design is hampered by V criterion other topologies 53 9