Improved Quad CMOS Analog Switches

Similar documents
Low-Voltage Single SPDT Analog Switch

Low-Voltage Single SPDT Analog Switch

Powered-off Protection, 6, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

Powered-off Protection, 1, 1.8 V to 5.5 V, SPDT Analog Switch (2:1 Multiplexer)

Complementary (N- and P-Channel) MOSFET

PC Card (PCMCIA) Dual Interface Switch

FEATURES APPLICATIONS

PC Card (PCMCIA) Interface Switch

Small Signal Fast Switching Diode

DG2707. High Speed, Low Voltage, 3, Differential 4:1 CMOS Analog Multiplexer/Switch. Vishay Siliconix FEATURES DESCRIPTION APPLICATIONS

FEATURES BENEFITS APPLICATIONS

Automotive N- and P-Channel 100 V (D-S) 175 C MOSFET

N-Channel 8 V (D-S) MOSFET

P-Channel 30 V (D-S) MOSFET

Battery Disconnect Switch

Matched N-Channel JFET Pairs

N-Channel 20 V (D-S) MOSFET

N-Channel 150 V (D-S) MOSFET

Automotive N- and P-Channel 40 V (D-S) 175 C MOSFET

N-Channel 60 V (D-S) MOSFET

N-Channel 30 V (D-S) MOSFET

Precision 8-Ch/Dual 4-Ch Low Voltage Analog Multiplexers

P-Channel 20 V (D-S) MOSFET

Small Signal Fast Switching Diode

Small Signal Fast Switching Diode FEATURES

Small Signal Fast Switching Diode

P-Channel 20 V (D-S) MOSFET

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

N-Channel 60 V (D-S) MOSFET

N-Channel 200-V (D-S) MOSFET

P-Channel 60-V (D-S) MOSFET

P-Channel 30-V (D-S) MOSFET

High Current Density Surface-Mount Trench MOS Barrier Schottky Rectifier

Small Signal Fast Switching Diode FEATURES PART ORDERING CODE INTERNAL CONSTRUCTION TYPE MARKING REMARKS

Optocoupler with Transistor Output

N-Channel 20-V (D-S) MOSFET

N-Channel 100-V (D-S) MOSFET

P-Channel 30-V (D-S) MOSFET

P-Channel 30-V (D-S) MOSFET

P-Channel 2.5 V (G-S) MOSFET

N-Channel 40-V (D-S) MOSFET

N-Channel 30-V (D-S) MOSFET

MOC8101, MOC8102, MOC8103, MOC8104, MOC8105 Optocoupler, Phototransistor Output, no Base Connection

N-Channel 30 V (D-S) MOSFET

3.2, Fast Switching Speed, +12 V / +5 V / +3 V / ± 5 V, 4- / 8-Channel Analog Multiplexers

Monolithic N-Channel JFET Dual

P-Channel 150-V (D-S) MOSFET

Dual High-Voltage Trench MOS Barrier Schottky Rectifier

P-Channel 20 V (D-S) MOSFET

P-Channel 30 V (D-S) MOSFET

RF Power Feed-Through Capacitors with Conductor Rod, Class 1 Ceramic

Silicon PIN Photodiode, RoHS Compliant

N-Channel 30-V (D-S) MOSFET

N-Channel 25 V (D-S) MOSFET

P-Channel 30 V (D-S) MOSFET

Optocoupler, Phototransistor Output, no Base Connection

N-Channel 100 V (D-S) MOSFET

FEATURES. Heatsink. 1 2 Pin 1 Pin 2

Trench MOS Barrier Schottky Rectifier for PV Solar Cell Bypass Protection

1.2 V to 5.5 V, Slew Rate Controlled Load Switch in TSOT23-6

Small Signal Zener Diodes, Dual

N-Channel 150 V (D-S) MOSFET

Low-Power, High-Speed CMOS Analog Switches

Dual Low-Voltage Trench MOS Barrier Schottky Rectifier

V20100S-E3, VF20100S-E3, VB20100S-E3, VI20100S-E3 High Voltage Trench MOS Barrier Schottky Rectifier

N-Channel 12 V (D-S) MOSFET

Aluminum Capacitors Power Printed Wiring Style

Filter Inductors, High Current, Radial Leaded

Dual N-/Dual P-Channel 30-V (D-S) MOSFETs

N-Channel 60 V (D-S) MOSFET

N-Channel 20 V (D-S) MOSFET

Automotive N-Channel 80 V (D-S) 175 C MOSFET

V30100S-E3, VF30100S-E3, VB30100S-E3, VI30100S-E3 High Voltage Trench MOS Barrier Schottky Rectifier

Automotive N-Channel 80 V (D-S) 175 C MOSFET

J/SST111 Series. N-Channel JFETs. Vishay Siliconix J111 SST111 J112 SST112 J113 SST113

N-Channel 30 V (D-S) MOSFET

P-Channel 20 V (D-S) MOSFET

Optocoupler, Photodarlington Output, High Gain, With Base Connection

N-Channel 30-V (D-S) MOSFET

Small Signal Zener Diodes

N-Channel 30 V (D-S) MOSFET

RF Power Plate Capacitors for Higher Voltages, Class 1 Ceramic

Aluminum Electrolytic Capacitors Power Long Life Snap-In

4-Line BUS-Port ESD-Protection

RF Power Feed-Through Capacitors with Conductor Rod, Class 1 Ceramic

High Current Density Surface Mount Trench MOS Barrier Schottky Rectifier

P-Channel 30-V (D-S) MOSFET

Monolithic N-Channel JFET Dual

Optocoupler, Phototransistor Output, LSOP-4, 110 C Rated, Long Mini-Flat Package

P-Channel 8 V (D-S) MOSFET

Silicon PIN Photodiode

High Voltage Trench MOS Barrier Schottky Rectifier

P-Channel 30-V (D-S) MOSFET

N-Channel 60 V (D-S) MOSFET

P-Channel 100 V (D-S) MOSFET

Matched N-Channel JFET Pairs

Small Signal Zener Diodes

Small Signal Zener Diodes

P-Channel 30 V (D-S) MOSFET

Transcription:

Improved Quad CMOS Analog Switches DG211B, DG212B DESCRIPTION The DG211B, DG212B analog switches are highly improved versions of the industry-standard DG211, DG212. These devices are fabricated in proprietary silicon gate CMOS process, resulting in lower on-resistance, lower leakage, higher speed, and lower power consumption. These quad single-pole single-throw switches are designed for a wide variety of applications in telecommunications, instrumentation, process control, computer peripherals, etc. An improved charge injection compensation design minimizes switching transients. The DG211B and DG212B can handle up to ± 22 V, and have an improved continuous current rating of 30 ma. An epitaxial layer prevents latchup. All devices feature true bi-directional performance in the on condition, and will block signals to the supply levels in the off condition. The DG211B is a normally closed switch and the DG212B is a normally open switch. (see Truth Table.) FEATURES ± 22 V supply voltage rating TTL and CMOS compatible logic Low on-resistance - R DS(on) : Low leakage - I D(on) : 20 pa Single supply operation possible Extended temperature range Fast switching - t ON : 120 ns Low charge injection - Q: 1 pc BENEFITS Wide analog signal range Simple logic interface Higher accuracy Minimum transients Reduced power consumption Superior to DG211, DG212 Space savings (TSSOP) APPLICATIONS Industrial instrumentation Test equipment Communications systems Disk drives Computer peripherals Portable instruments Sample-and-hold circuits FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION DG211B Dual-In-Line, SOIC and TSSOP IN 1 1 16 IN 2 D 1 2 15 D 2 S 1 3 14 S 2 4 13 V+ GND 5 12 V L TRUTH TABLE Logic DG211B DG212B 0 ON OFF 1 OFF ON Logic 0 0.8 V Logic 1 2.4 V S 4 6 11 S 3 D 4 7 D 3 IN 4 8 9 IN 3 Top View * Pb containing terminations are not RoHS compliant, exemptions may apply. 1

DG211B, DG212B ORDERING INFORMATION Temp. Range Package Standard Part Number Lead (Pb)-free Part Number - 40 C to 85 C 16-Pin Plastic DIP 16-Pin Narrow SOIC 16-Pin TSSOP DG211BDJ DG212BDJ DG211BDY DG211BDY-T1 DG212BDY DG212BDY-T1 DG211BDQ DG211BDQ-T1 DG212BDQ DG212BDQ-T1 DG211BDJ-E3 DG212BDJ-E3 DG211BDY-E3 DG211BDY-T1-E3 DG212BDY-E3 DG212BDY-T1-E3 DG211BDQ-E3 DG211BDQ-T1-E3 DG212BDQ-E3 DG212BDQ-T1-E3 ABSOLUTE MAXIMUM RATINGS (T A = 25 C, unless otherwise noted) Parameter Limit Unit Voltages Referenced, V+ to 44 GND 25 V Digital Inputs a () - 2 to (V+) + 2, V S, V D or 30 ma, whichever occurs first Current (Any terminal) 30 ma Peak Current, S or D (Pulsed at 1 ms, % duty cycle max.) 0 Storage Temperature - 65 to 125 C Power Dissipation (Package) b 16-Pin Plastic DIP c 470 mw 16-Pin Narrow SOIC and TSSOP d 640 Notes: a. Signals on S X, D X, or IN X exceeding V+ or will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. All leads welded or soldered to PC board. c. Derate 6.5 mw/ C above 75 C. d. Derate 7.6 mw/ C above 75 C. SCHEMATIC DIAGRAM (Typical Channel) V+ V L S X IN X Level Shift/ Drive V+ D X GND Figure 1. 2

DG211B, DG212B SPECIFICATIONS Parameter Symbol Test Conditions Unless Otherwise Specified V+ = 15 V, = V L = 5 V, V IN = 2.4 V, 0.8 V e Temp. a D Suffix - 40 C to 85 C Min. b Typ. c Max. b Analog Switch Analog Signal Range d V ANALOG Full - 15 15 V Drain-Source Room R On-Resistance DS(on) V D = ± V, I S = 1 ma Full 45 R DS(on) Match R DS(on) Room 2 Source Off Leakage Current I S(off) V S = ± 14 V, V D = ± 14 V Room - 0.5 Full - 5 ± 0.01 Drain Off Leakage Current I D(off) V D = ± 14 V, V S = ± 14 V Room - 0.5 Full - 5 ± 0.01 Drain On Leakage Current I D(on) V S = V D = ± 14 V Room Full - 0.5 - ± 0.02 Unit 85 0 Digital Control Input Voltage High V INH Full 2.4 Input Voltage Low V INL Full 0.8 V Input Current I INH or I INL V INH or V INL Full - 1 1 µa Input Capacitance C IN Room 5 pf Dynamic Characteristics Turn-On Time t ON V S = V Room 300 Turn-Off Time t OFF see figure 2 Room 200 ns Charge Injection Q C L = 00 pf, V gen = 0 V, R gen = 0 Room 1 pc Source-Off Capacitance C S(off) Room 5 V S = 0 V, f = 1 MHz Drain-Off Capacitance C D(off) Room 5 pf Channel-On Capacitance C D(on) V D = V S = 0 V, f = 1 MHz Room 16 Off Isolation OIRR C L = 15 pf, R L = Room 90 Channel-to-Channel Crosstalk X TALK V S = 1 V RMS, f = 0 khz Room 95 db Power Supply Room Positive Supply Current I+ Full V IN = 0 or 5 V Room - Negative Supply Current I- µa Full - Room Logic Supply Current I L Full Power Supply Range for V Continuous Operation OP Full ± 4.5 ± 22 V 0.5 5 0.5 5 0.5 na 3

DG211B, DG212B SPECIFICATIONS (for Single Supply) Parameter Symbol Test Conditions Unless Otherwise Specified V+ = 12 V, = 0 V V L = 5 V, V IN = 2.4 V, 0.8 V e Temp. a D Suffix - 40 C to 85 C Min. b Typ. c Max. b Analog Switch Analog Signal Range d V ANALOG Full 0 12 V Drain-Source On-Resistance R DS(on) V D = 3 V, 8 V, I S = 1 ma Dynamic Characteristics Turn-On Time t ON V S = 8 V Room 300 ns Turn-Off Time t OFF see figure 1 Room 200 Charge Injection Q C L = 1 nf, V gen = 6 V, R gen = 0 Room 4 pc Power Supply Room Positive Supply Current I+ Full V IN = 0 or 5 V Room - Negative Supply Current I- µa Full - Room Logic Supply Current I L Full Power Supply Range for V Continuous Operation OP Full + 4.5 + 25 V Notes: a. Room = 25 C, Full = as determined by the operating temperature suffix. b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. c. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing. d. Guaranteed by design, not subject to production test. e. V IN = input voltage to perform proper function. Room Full 90 160 200 Unit Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. TYPICAL CHARACTERISTICS (T A = 25 C, unless otherwise noted) R DS(on) - Drain-Source On-Resistance (Ω) 1 0 90 ± 5 V 80 70 60 ± V ± 15 V 40 30 ± 20 V 20-20 - 16-12 - 8-4 0 4 8 12 16 20 V D - Drain Voltage (V) R DS(on) vs. V D and Power Supply Voltages R DS(on) - Drain-Source On-Resistance (Ω) 0 90 80 70 60 40 30 20 V+ = 15 V = 125 C 85 C 25 C - 55 C 0-15 - - 5 0 5 15 V D - Drain V oltage (V) R DS(on) vs. V D and Temperature 4

DG211B, DG212B TYPICAL CHARACTERISTICS (T A = 25 C, unless otherwise noted) R DS(on) - Drain-Source On-Resistance (Ω) 2 225 200 175 1 125 0 75 25 V+ = 5 V 7 V V 12 V 15 V I S, I D - Current (pa) 40 30 20 0 - - 20-30 V+ = 22 V = - 22 V T A = 25 C I D(on) I S( of f), I D(of f) 0 0 2 4 6 8 12 14 V D - Drain V oltage (V) R DS(on) vs. V D and Single Power Supply Voltages 16-40 - 20-15 - - 5 0 5 15 20 V ANALO G - Analog V oltage (V) Leakage Currents vs. Analog Voltage 1 na V+ = 15 V = V S, V D = ± 14 V 30 20 I S, I D - Current 0 pa pa I S( of f), I D(of f) Q - Charge (pc) 0 - V+ = 15 V = V+ = 12 V = 0 V - 20 1 pa - 55-35 - 15 5 25 45 65 85 5 125 Temperature ( C) Leakage Current vs. Temperature - 30-15 - - 5 0 5 15 V ANALOG - Analog Voltage (V) Q S, Q D - Charge Injection vs. Analog Voltage 120 11 0 V+ = = 0 OIRR (db) 90 80 70 R L = Ω 60 40 K 0K 1M M f - Frequency (Hz) Off Isolation vs. Frequency 5

DG211B, DG212B TEST CIRCUITS V S = + 2 V S V+ D Logic Input 3 V 0 V % t r < 20 ns t f < 20 ns 3 V IN GND R L 1 kω C L 35 pf Switch Output 90 % t OFF R L t ON = V S R L + r DS(on) Figure 2. Switching Time C C V S R g = Ω 0V, 2.4 V Off Isolation = 20 log V+ S D IN GND C V S R L V S S 1 R g = Ω IN 1 0 V, 2.4 V S 2 NC IN 2 0 V, 2.4 V GND C = RF bypass V S X TALK Isolation = 20 log V+ D 1 D 2 C Ω R L Figure 3. Off Isolation Figure 4. Channel-to-Channel Crosstalk Δ R g S V+ D V g 3 V IN GND C L 00 pf IN X ON OFF ON Δ = measured voltage error due to charge injection The charge injection in coulombs is Q = C L x Δ Figure 5. Charge Injection 6

DG211B, DG212B APPLICATIONS + 5 V V L V+ Logic Input Low = Sample High = Hold DG21 1B 1 kω V IN - LM1A + 5 MΩ 5.1 MΩ 30 pf pf 200 W 00 pf J202 2N4400 J0 J7 UT Aquisition T ime = 25 µs Aperature T ime = 1 µs Sample to Hold Of fset = 5 mv Droop Rate = 5 mv/s Figure 6. Sample-and-Hold C 4 V 1 160 f C4 Select 1 pf C 3 120 TTL Control f C3 Select f C2 Select f C1 Select 10 pf C 2 0.015 µf C 1 0.15 µf V oltage Gain - db 80 40 0 f C1 f C2 f C3 f C4 f L1 f L2 f L3 f L4 DG21 1B GND R 3 = 1 MΩ - 40 1 0 1K K 0K 1M Frequency - Hz R 1 = kω - LM1A UT A L (Voltage Gain Below Break Frequency) = 1 f C (Break Frequency) = R 3 R 1 = 0 (40 db) + f L (Unity Gain Frequency) = 2πR 3 C X 1 2πR 1 C X R 2 = kω 30 pf Max. Attenuation = R DS(on) kω - 47 db Figure 7. Active Low Pass Filter with Digitally Selected Break Frequency 7

DG211B, DG212B APPLICATIONS + 5 V 30 pf V IN1 V L V+ + LM1A V IN2 CH GND DG419 - DG212B R F1 18 kω R F2 9.9 kω R F3 0 kω Gain = R F + R G R G Gain 1 (x1) Gain 2 (x) Gain 3 (x0) Gain 4 (x00) Logic High = Switch On GND R G1 2 kω R G2 0 Ω R G3 0 Ω Figure 8. A Precision Amplifier with Digitally Programable Input and Gains maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see /ppg?70040. 8

Package Information JEDEC Part Number: MS-012 16 15 14 13 12 11 9 1 2 3 4 5 6 7 8 E Dim Min Max Min Max A 1.35 1.75 0.053 0.069 A 1 0. 0.20 0.004 0.008 B 0.38 0.51 0.015 0.020 C 0.18 0.23 0.007 0.009 D 9.80.00 0.385 0.393 E 3.80 4.00 0.149 0.157 e 1.27 BSC 0.0 BSC H 5.80 6.20 0.228 0.244 L 0. 0.93 0.020 0.037 0 8 0 8 ECN: S-03946 Rev. F, 09-Jul-01 DWG: 5300 D H C All Leads e B A1 L 0.1 mm 0.004 IN Document Number: 71194 02-Jul-01 1

Package Information 16 15 14 13 12 11 9 E 1 E 1 2 3 4 5 6 7 8 D S Q 1 A A 1 L B 1 e 1 B C e A 15 MAX Dim Min Max Min Max A 3.81 5.08 0.1 0.200 A 1 0.38 1.27 0.015 0.0 B 0.38 0.51 0.015 0.020 B 1 0.89 1.65 0.035 0.065 C 0.20 0.30 0.008 0.012 D 18.93 21.33 0.745 0.840 E 7.62 8.26 0.300 0.325 E 1 5.59 7.11 0.220 0.280 e 1 2.29 2.79 0.090 0.1 e A 7.37 7.87 0.290 0.3 L 2.79 3.81 0.1 0.1 Q 1 1.27 2.03 0.0 0.080 S 0.38 1.52.015 0.060 ECN: S-03946 Rev. D, 09-Jul-01 DWG: 5482 Document Number: 71261 06-Jul-01 1

Package Information TSSOP: 16-LEAD DIMENSIONS IN MILLIMETERS Symbols Min Nom Max A - 1. 1.20 A1 0.05 0. 0.15 A2-1.00 1.05 B 0.22 0.28 0.38 C - 0.127 - D 4.90 5.00 5. E 6. 6.40 6.70 E1 4.30 4.40 4. e - 0.65 - L 0. 0.60 0.70 L1 0.90 1.00 1. y - - 0. θ1 0 3 6 ECN: S-61920-Rev. D, 23-Oct-06 DWG: 5624 Document Number: 74417 23-Oct-06 1

PAD Pattern RECOMMENDED MINIMUM PAD FOR TSSOP-16 0.193 (4.90) 0.055 (1.40) 0.281 (7.15) 0.171 (4.35) 0.014 (0.35) 0.026 (0.65) 0.012 (0.30) Recommended Minimum Pads Dimensions in inches (mm) Revision: 02-Sep-11 1 Document Number: 635 THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT /doc?900

Application Note 826 RECOMMENDED MINIMUM PADS FOR SO-16 RECOMMENDED MINIMUM PADS FOR SO-16 0.372 (9.449) 0.047 (1.194) APPLICATION NOTE 0.246 (6.248) 0.152 (3.861) 0.022 (0.559) 0.0 (1.270) 0.028 (0.711) Recommended Minimum Pads Dimensions in Inches/(mm) Return to Index Return to Index Document Number: 72608 24 Revision: 21-Jan-08

Legal Disclaimer Notice Vishay Disclaimer ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, Vishay ), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on Vishay s knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer s responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer s technical experts. Product specifications do not expand or otherwise modify Vishay s terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners. 2017 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVED Revision: 08-Feb-17 1 Document Number: 900