Problem Set 4 Solutions

Similar documents
Problem Set 5 Solutions

Electric Circuits Fall 2015 Solution #5

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

Basics of Network Theory (Part-I)

Solved Problems. Electric Circuits & Components. 1-1 Write the KVL equation for the circuit shown.

[1] (b) Fig. 1.1 shows a circuit consisting of a resistor and a capacitor of capacitance 4.5 μf. Fig. 1.1

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

Figure Circuit for Question 1. Figure Circuit for Question 2

EE-201 Review Exam I. 1. The voltage Vx in the circuit below is: (1) 3V (2) 2V (3) -2V (4) 1V (5) -1V (6) None of above

Solution: Based on the slope of q(t): 20 A for 0 t 1 s dt = 0 for 3 t 4 s. 20 A for 4 t 5 s 0 for t 5 s 20 C. t (s) 20 C. i (A) Fig. P1.

EIT Review. Electrical Circuits DC Circuits. Lecturer: Russ Tatro. Presented by Tau Beta Pi The Engineering Honor Society 10/3/2006 1

EE105 Fall 2014 Microelectronic Devices and Circuits

Operational amplifiers (Op amps)

Problem Set 1 Solutions (Rev B, 2/5/2012)

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Circuits Practice Websheet 18.1

0 t < 0 1 t 1. u(t) =

Homework 2. Due Friday (5pm), Feb. 8, 2013

P114 University of Rochester NAME S. Manly Spring 2010

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Midterm 2. Exam location: 145 Dwinelle, last SID# 2

Phys 2025, First Test. September 20, minutes Name:

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20

D is the voltage difference = (V + - V - ).

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

ECE2262 Electric Circuit

Energy Storage Elements: Capacitors and Inductors

Capacitors. Chapter How capacitors work Inside a capacitor

AP Physics C. Electric Circuits III.C

Electric Circuits I. Nodal Analysis. Dr. Firas Obeidat

Unit 2: Modeling in the Frequency Domain. Unit 2, Part 4: Modeling Electrical Systems. First Example: Via DE. Resistors, Inductors, and Capacitors

E40M Review - Part 1

ECE 201 Fall 2009 Final Exam

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

EIT Quick-Review Electrical Prof. Frank Merat

EE 40: Introduction to Microelectronic Circuits Spring 2008: Midterm 2

Kirchhoff's Laws and Circuit Analysis (EC 2)

Version 001 CIRCUITS holland (1290) 1

ECE2262 Electric Circuits. Chapter 6: Capacitance and Inductance

Chapter 2. Engr228 Circuit Analysis. Dr Curtis Nelson

Operational amplifiers (Op amps)

In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents

Operational Amplifier (Op-Amp) Operational Amplifiers. OP-Amp: Components. Internal Design of LM741

P202 Practice Exam 2 Spring 2004 Instructor: Prof. Sinova

Operational Amplifiers

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

UNIT 4 DC EQUIVALENT CIRCUIT AND NETWORK THEOREMS

Electronics Capacitors

Notes for course EE1.1 Circuit Analysis TOPIC 3 CIRCUIT ANALYSIS USING SUB-CIRCUITS

Homework 6 Solutions and Rubric

Module 2. DC Circuit. Version 2 EE IIT, Kharagpur

Chapter 5 Objectives

COPYRIGHTED MATERIAL. DC Review and Pre-Test. Current Flow CHAPTER

Midterm Exam 2. Prof. Miloš Popović

Homework Assignment 11

20.2 Design Example: Countdown Timer

Lecture 37: Frequency response. Context

EE40 Midterm Review Prof. Nathan Cheung

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

= e = e 3 = = 4.98%

Chapter 5. Department of Mechanical Engineering

EE292: Fundamentals of ECE

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Homework Assignment 08

Electronics II. Final Examination

Electronics II. Midterm #1

Circuit Theory Chapter 7 Response of First-Order RL and R Circuits

Ver 3537 E1.1 Analysis of Circuits (2014) E1.1 Circuit Analysis. Problem Sheet 1 (Lectures 1 & 2)

Direct-Current Circuits. Physics 231 Lecture 6-1

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

ELECTRONICS. EE 42/100 Lecture 2: Charge, Current, Voltage, and Circuits. Revised 1/18/2012 (9:04PM) Prof. Ali M. Niknejad

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1


Prof. Anyes Taffard. Physics 120/220. Voltage Divider Capacitor RC circuits

Notes for course EE1.1 Circuit Analysis TOPIC 10 2-PORT CIRCUITS

ENGR 2405 Chapter 6. Capacitors And Inductors

Time Varying Circuit Analysis

An op amp consisting of a complex arrangement of resistors, transistors, capacitors, and diodes. Here, we ignore the details.

Discussion Question 6A

ELEC 250: LINEAR CIRCUITS I COURSE OVERHEADS. These overheads are adapted from the Elec 250 Course Pack developed by Dr. Fayez Guibaly.

UNIT G485 Module Capacitors PRACTICE QUESTIONS (4)

Series & Parallel Resistors 3/17/2015 1

EE40: Introduction to µelectronic Circuits Lecture Notes

Louisiana State University Physics 2102, Exam 2, March 5th, 2009.

Chapter 10 AC Analysis Using Phasors

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

ESE319 Introduction to Microelectronics. Output Stages

A positive value is obtained, so the current is counterclockwise around the circuit.

First-order transient

Chapter 26 Direct-Current Circuits

Chapter 28 Solutions

Physics 2135 Exam 2 October 20, 2015

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

Systematic methods for labeling circuits and finding a solvable set of equations, Operational Amplifiers. Kevin D. Donohue, University of Kentucky 1

University of California at Berkeley College of Engineering Dept. of Electrical Engineering and Computer Sciences. EECS 40 Midterm II

Transcription:

University of California, Berkeley Spring 212 EE 42/1 Prof. A. Niknejad Problem Set 4 Solutions Please note that these are merely suggested solutions. Many of these problems can be approached in different ways. 1. a) Notice that the first op amp is simply a noninverting amplifier with input v in and the second is an inverting amplifier with the same input. Denoting the respective outputs of the op amps by v o1 and v o2, we immediately infer that v o1 = R 1 R 1 v in and v o2 = R 4 v in. If you do not see this, you can also write nodal equations at the noninverting inputs of the op amps after applying the golden rules. Now the output v o is given by the difference of the above two voltages: R1 v o = v o1 v o2 = R ) 4 v in R 1 b) Since the supply voltages are ±V s, the maximum output that can be achieved across R L is when v o1 = V s and v o2 = V s, giving us a total output of 2V s. This can be potentially useful because it allows us to achieve a greater gain than is normally allowed by our supply voltages. 2. While the circuit looks intimidating, we can make massive simplifications by applying the golden rules to each op amp. We are left with only two unknown voltages as shown below: 8 kω v 1 2 kω v x 4 kω v x v x.5 kω 4 kω 2 kω 1 kω v o v 2 2 kω 1 kω 4 kω.5 kω 16 kω

Firstly, the first two op amps have their inverting inputs at a virtual ground due to the connection to ground at their noninverting inputs. Notice that the two 4 kω resistors don t induce any voltage drop between the first pair of op amps and the second, as the currents into the op amp inputs are always. Because both of the middle op amps are buffers, v x and get carried over to their outputs. Finally, there is no voltage drop across the bottom.5 kω resistor due to lack of current note this is NOT true for the one on the top). With all this in mind, we can simply solve for v x and, and this will give us access to v o. Both v x and are given by inverting amplifiers: v x = 8 kω 2 kω v 1 = 4v 1 16 kω = 2 kω v 1 = 8v 2 KCL at the inverting input of the last op amp gives us v x.5 kω v o 4 kω = Plugging in for our quantities previously solved gives us v o = 32v 1 72v 2. 3. a) Since the first pair of op amps are both buffers, their inputs carry over to their respective output nodes. In addition, we can define one unknown node v x at both inputs of the third op amp, by usage of the golden rules. KCL at the bottom noninverting input node gives us v x due to voltage divider: KCL at the top node gives us v x = v 2 v x v 1 v x v o = Plugging in for v x and solving for v o gives us v o = v 2 v 1 ). b) The situation here is a bit more complex, as we do not know explicitly what the outputs of the first pair of op amps are. Call them v o1 and v o2. If we write nodal equations at the noninverting inputs of these op amps, we get two plus the two from the last part, giving us four equations. v 1 v o1 R 1 v 1 v 2 R gain = v 2 v o2 R 1 v 2 v 1 R gain = v x = v o2 2

v x v o1 v x v o = Plug the third into the fourth equation to get rid of v x. Then solve the first two equations for v o1 and v o2 and plug them in to obtain v o in terms of v 1 and v 2. v o = v x v o1 = v o2 v o1 ) v o1 = R 1 v 1 v 2 ) v 1, v o2 = R 1 v 2 v 1 ) v 2 R gain R gain ) v o = 1 2R 1 R gain v 2 v 1 ) 4. a) The circuit redrawn with the transconductance amplifier model looks like the following notice the placement of each of the components): i o i s R s R in v i Gv i R out R L b) The output current i o is simply given by the current divider of the current Gv i : i o = R out R out R L Gv i = 1 kω 1 kω 2 kω 1v i = 8333v i So G msc = io v i = 8333. c) To calculate the output, we simply need to relate the input current i s to v i : i o = 8333v i = 8333R s R in )i s = 83335 kω 1 Ω)1 µa) =.817 A 5. a) The order of the amplifiers will matter due to the nonidealities of each and the loading effects that they cause. For order AB, our circuit can be redrawn: 1 kω 1 Ω 1 kω v in 8v in 1 Ω 1i in 1 MΩ i in 1 Ω 3

The power input is given by the power through the input source v s : ) P i = v s i s = ) =.5 mw 1 kω 1 kω The power output can be found by using the current going through R L : ) 2 ) 2 P o = i 2 1 MΩ LR L = 1 MΩ 1 Ω 1i 8v in in 1 Ω) = 9998 = 5288.5 V) 2 = 1322 W 1 Ω 1 Ω Now consider the order BA: 1 kω i in 1 Ω 1 Ω 1i in 1 MΩ 1 kω v in 8v in 1 Ω ) P i = v s i s = ) =.99 mw 1 kω 1 Ω ) 2 P o = v2 L 1 Ω = R L 1 Ω 1 Ω 8v in /1 Ω) =.627[1i in1 MΩ 1 kω)] 2 ) 2 = 6.26 1 7 = 61.3 W 1 kω 1 Ω Clearly, the power gain of AB is much greater, with 2.65 1 6 as opposed to 62 of BA. Without the amplifiers, the power gain is smaller than 1: G P = i2 R L iv s = i R L v s = v s R S R L R L v s = 1 1 1 =.99 b) Consider the power output in the absence of the second stage replace the 1 Ω resistor with a 1 Ω). ) 2 P o = i 2 8v in LR L = 1 Ω) =.627.5 V) 2 =.157 W 1 Ω 1 Ω Clearly, the second stage delivers a lot more power to the load. 1k Ω c) The voltage gain of the first stage is A 1 Ω 1k Ω1k Ω v = 3.64. The gain of the 1 Ω1 Ω 1k Ω A cascade amplifiers is v A 1k Ω1k Ω 11 Ω i1m Ω 1 Ω = 363.6. Since the cascade voltage gain is larger than the gain of the first state, the second stage will clip first when the input voltage is ± = ±27.5 mv. 363.6 4

6. a) For the sequence BAC, we first have a noninverting amplifier, followed by an inverting amplifier, and finally a voltage follower. The gain is thus G = 1 R ) 4 R ) 2 1) = 1 8 k ) 6 k ) = 9 R 1 4 k 2 k The load resistance seen by the voltage input is infinite, since no current flows into the noninverting input of op amp B. b) The gain here is the same, since it is order-independent multiplication is commutative). However, the input resistance is not in this case; instead, it is R 1 = 2 kω, since the source sees the inverting amplifier first. So in terms of overall gain, both orderings are equally good. However, the former is better for voltage amplification, as its input resistance is much higher. c) The voltage gain remains the same in both cases, since the third stage does not affect it. It is usually useful to prevent loading effects at either the input or output of an op amp, especially if it is non-ideal although it doesn t play any role here since all the op amps are ideal). 7. On the left side, we first combine the 1 µf with the 5 µf in series, followed by the 9 µf in parallel: C eq1 = 1 µf 5 µf) 9 µf = 12.3 µf On the right side, the 9 µf is in parallel with the 7 µf, followed by a series connection with the 8 µf. C eq2 = 9 µf 7 µf) 8 µf) = 5.33 µf These two equivalent capacitances are in parallel with each other, as seen by a and b. C eq = C eq1 C eq2 = 17.7 µf 8. Note that before t =, all the current shorts through the middle branch, since there is no charge nor voltage on the capacitor. Once the switch opens, the capacitor must sustatin a constant 2 ma current to satisfy KCL. vt = 5 ms) = 1 C 5 ms it)dt = 1 5 µf 5 ms 2 madt = 2 ma)5 ms) 5 µf pt = 5 ms) = vt = 5 ms)it = 5 ms) = 2 V)2 ma) =.4 W wt = 5 ms) = 1 2 Cv2 t = 5 ms) = 1 2 5 µf)2 V)2 =.1 J = 2 V 9. The current is given by it) = C dvt). Hence it is sufficient to differentiate the given dt graph of voltage in segments. We thus have it) = 5 µa for < t < 1, it) = for 1 < t < 4, it) = 37.5 µa for 4 < t < 6, it) = for 6 < t < 9, and it) = 25 µa for 9 < t < 1. Note that all times listed are in µs. The net charge and energy are both, since both are proportional to voltage, which is itself at the end time t = 1 µs. We are only concerned with net charge and energy, which represents the total transferred.) 5

1. Since both capacitors are initially uncharged, conservation demands that the net charge at each node remain after the voltage source is connected. We apply this principle to the node between the two capacitors. Since we are looking at the negative plate of cap 1 and the positive plate of cap 2, we must have that q 1 q 2 = Remember that the charge on parallel-plate capacitors are equal and opposite. Another relation we can construct using KVL is the following: 15 V = v 1 v 2 = q 1 C 1 q 2 C 2 = q 1 12 µf q 2 28 µf The above two equations give us a system that we can solve. The solutions are q 1 = q 2 =.126 mc. With this we find that the voltages are v 1 = 1.5 V and v 2 = 4.5 V. 6