Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain

Similar documents
III-V CMOS: What have we learned from HEMTs? J. A. del Alamo, D.-H. Kim 1, T.-W. Kim, D. Jin, and D. A. Antoniadis

30 nm In 0.7 Ga 0.3 As Inverted-type HEMT with Reduced Gate Leakage Current for Logic Applications

Components Research, TMG Intel Corporation *QinetiQ. Contact:

Lecture 9. Strained-Si Technology I: Device Physics

The Prospects for III-Vs

InGaAs Double-Gate Fin-Sidewall MOSFET

Self-Aligned InGaAs FinFETs with 5-nm Fin-Width and 5-nm Gate-Contact Separation

High Mobility Materials and Novel Device Structures for High Performance Nanoscale MOSFETs

Electric-Field Induced F - Migration in Self-Aligned InGaAs MOSFETs and Mitigation

Microsystems Technology Laboratories, MIT. Teledyne Scientific Company (TSC)

Quantum-size effects in sub-10 nm fin width InGaAs finfets

Ultra-Scaled InAs HEMTs

Impact of 110 uniaxial strain on n-channel In0.15Ga0.85As high electron mobility transistors

Performance Analysis of Ultra-Scaled InAs HEMTs

Enhanced Mobility CMOS

Lecture contents. Stress and strain Deformation potential. NNSE 618 Lecture #23

Electrical Degradation of InAlAs/InGaAs Metamorphic High-Electron Mobility Transistors

The Pennsylvania State University. Kurt J. Lesker Company. North Carolina State University. Taiwan Semiconductor Manufacturing Company 1

Negative-Bias Temperature Instability (NBTI) of GaN MOSFETs

ALD high-k and higher-k integration on GaAs

GaN HEMT Reliability

Study of Carrier Transport in Strained and Unstrained SOI Tri-gate and Omega-gate Si Nanowire MOSFETs

Technology Development for InGaAs/InP-channel MOSFETs

Technology Development & Design for 22 nm InGaAs/InP-channel MOSFETs

High aspect-ratio InGaAs FinFETs with sub-20 nm fin width

EE410 vs. Advanced CMOS Structures

Prospects for Ge MOSFETs

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

Time Dependent Dielectric Breakdown in High Voltage GaN MIS HEMTs: The Role of Temperature

OPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626

Anomalous Source-side Degradation of InAlN/GaN HEMTs under ON-state Stress

Supplementary Figures

Gate current degradation in W-band InAlN/AlN/GaN HEMTs under Gate Stress

Performance Analysis of 60-nm Gate-Length III-V InGaAs HEMTs: Simulations Versus Experiments

EECS143 Microfabrication Technology

OFF-state TDDB in High-Voltage GaN MIS-HEMTs

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

1464 IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 63, NO. 4, APRIL 2016

Analytical Modeling of Threshold Voltage for a. Biaxial Strained-Si-MOSFET

EE143 Fall 2016 Microfabrication Technologies. Evolution of Devices

3.46 PHOTONIC MATERIALS AND DEVICES Lecture 15: III-V Processing

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

IN RECENT times, InGaAs field-effect transistors (FETs)

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

Outline. 4 Mechanical Sensors Introduction General Mechanical properties Piezoresistivity Piezoresistive Sensors Capacitive sensors Applications

Recent Progress in Understanding the DC and RF Reliability of GaN High Electron Mobility Transistors

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Reliability of 3D IC with Via-Middle TSV: Characterization and Modeling

Manufacture of Nanostructures for Power Electronics Applications

AlGaN/GaN-based HEMT on SiC substrate for microwave characteristics using different passivation layers

NEW ANALYTICAL MODEL AND SIMULATION OF INTRINSIC STRESS IN SILICON GERMANIUM FOR 3D NANO PMOSFETS

Dopant and Self-Diffusion in Semiconductors: A Tutorial

Lecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures

SPCC Department of Bio-Nano Technology and 2 Materials Science and Chemical Engineering, Hanyang University, Ansan, 15588, Republic of Korea.

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

Comparison of Ultra-Thin InAs and InGaAs Quantum Wells and Ultra-Thin-Body Surface-Channel MOSFETs

TCAD Modeling of Stress Impact on Performance and Reliability

NiCl2 Solution concentration. Etching Duration. Aspect ratio. Experiment Atmosphere Temperature. Length(µm) Width (nm) Ar:H2=9:1, 150Pa

Reliability and Instability of GaN MIS-HEMTs for Power Electronics

Piezoresistive Sensors

SENSOR DEVICES MECHANICAL SENSORS

Simple Theory of the Ballistic Nanotransistor

Effective mass: from Newton s law. Effective mass. I.2. Bandgap of semiconductors: the «Physicist s approach» - k.p method

STRAIN EFFECTS ON THE VALENCE BAND OF SILICON: PIEZORESISTANCE IN P-TYPE SILICON AND MOBILITY ENHANCEMENT IN STRAINED SILICON PMOSFET

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Electronics with 2D Crystals: Scaling extender, or harbinger of new functions?

Overview of Modeling and Simulation TCAD - FLOOPS / FLOODS

Multiple Gate CMOS and Beyond

OMEN an atomistic and full-band quantum transport simulator for post-cmos nanodevices

EE143 LAB. Professor N Cheung, U.C. Berkeley

Beyond Si: Opportunities and Challenges for CMOS Technology Based on High-Mobility Channel Materials T.P. Ma Yale University

Lecture 7: Extrinsic semiconductors - Fermi level

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

High Mobility in Modulation-Doped Si

Tunnel-FET: bridging the gap between prediction and experiment through calibration

Fabrication Technology, Part I

Supporting Information

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

EV Group. Engineered Substrates for future compound semiconductor devices

Typical example of the FET: MEtal Semiconductor FET (MESFET)

Advanced and Emerging Devices: SEMATECH s Perspective

Glasgow eprints Service

Analysis of Band-to-band. Tunneling Structures. Title of Talk. Dimitri Antoniadis and Judy Hoyt (PIs) Jamie Teherani and Tao Yu (Students) 8/21/2012

Ge Quantum Well Modulators on Si. D. A. B. Miller, R. K. Schaevitz, J. E. Roth, Shen Ren, and Onur Fidaner

EE C247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2016 C. NGUYEN PROBLEM SET #4

Introduction to Optoelectronic Device Simulation by Joachim Piprek

GaN based transistors

Heterostructures and sub-bands

Part 5: Quantum Effects in MOS Devices

From nanophysics research labs to cell phones. Dr. András Halbritter Department of Physics associate professor

Optical properties of strain-compensated hybrid InGaN/InGaN/ZnO quantum well lightemitting

THE END OF simple scaling for a solid-state device technology

Surfaces, Interfaces, and Layered Devices

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.

Classification of Solids

Surfaces, Interfaces, and Layered Devices

MOS Transistor Properties Review

The Evolution of Theory on Drain Current Saturation Mechanism of MOSFETs from the Early Days to the Present Day

Transcription:

Performance Enhancement of P-channel InGaAs Quantum-well FETs by Superposition of Process-induced Uniaxial Strain and Epitaxially-grown Biaxial Strain Ling Xia 1, Vadim Tokranov 2, Serge R. Oktyabrsky 2, and Jesús A. del Alamo 1 1 Microsystems Technology Laboratories, MIT, USA; 2 College of Nanoscale Science and Engineering, SUNY-Albany, USA. Dec. 06, 2011 Sponsors: Intel Corp. and FCRP-MSD Center. Fabrication: MTL at MIT.

Outline Motivation Mechanical simulations Device technology Experimental results Conclusions 2

Interests in InGaAs CMOS Fueled by excellent v e and µ e Key challenge for InGaAs CMOS Bridging performance gap between n- and p-fet. Our approach Introduce strain to InGaAs p-fet Uniaxial + biaxial compressive strain Logarithmic scale Motivation Electron mobility Hole mobility del Alamo, Nature, 2011 Kuhn, IWJT, 2010 3

Why biaxial strain + uniaxial strain? Sources for strain include: Epitaxial lattice mismatch Biaxial strain Fabrication process Uniaxial strain Max <110> piezoresistance coefficient (10 12 cm 2 /dyn) 120 100 80 60 40 20 0 In 0.24 Ga 0.76 As Ge Gomez, EDL, 2010 Weber, IEDM, 2007 Xia, TED, 2011 Xia, ISCS, 2011 π <110> = Δµ/(µ 0 σ <110> ) GaAs Experiments -2.5-2.0-1.5-1.0-0.5 0.0 Epitaxial compressive biaxial strain (%) Enhancements of µ h by biaxial and uniaxial strain add superlinearly Similar effect found in Si simulations (Wang, TED, 2006) 4

InGaAs QW-FET with uniaxial + biaxial strain Self-aligned stressor (compressively stressed) Self-aligned metal layer (Mo) Carbon delta-doping Biaxial strain in the channel as grown Induced stress scalable with L G (next slide) 5

Mechanical stress simulations Parameters used in simulations: t SiN = 200 nm; SiN σ int = -2 GPa Longitudinal stress distribution L G = 2 µm t SiN =200 nm L side = 100 nm S Cut line D -1 0 x (µm) Desirable stress type can be obtained with the proposed stressor structure Compressive longitudinal stress µ h Tensile transverse stress µ h 6

L G scalability of induced stress at middle of gate 300 180% Projected assuming Δµ h /µ h = -π σ Stress (MPa) 0-300 -600-900 -1,200 Fast increase when L G ~ t SiN Slow down due to a fixed L side Slow increase when L G >> t SiN Longitudinal Transverse Δµ h /µ h0 150% 120% 90% 60% 30% From From Total σ // σ π // = - 1.2x10-10 cm 2 /dyn π =0.7x10-10 cm 2 /dyn (Xia, ISCS, 2011) -1,500 10 100 1,000 10,000 L G (nm) L G Stress inside gate opening Assume linear µ with σ >160% µ h enhancement for L G < 50 nm 0% 10 100 1000 10000 L G (nm) 7

Device technology SiO 2 SiO 2 Mesa isolation SiN SiN Ohmic metalization Molybdenum (Mo) deposition PECVD SiN stressor and SiO 2 Anisotropic ECR RIE SiO 2 /SiN S Cap : 2x10 19 cm -3 Barrier Channel Buffer D Mo Carbon doped GaAs Al 0.42 Ga 0.58 As In 0.24 Ga 0.76 As AlGaAs S Cap : 2x10 19 cm -3 Barrier Channel Buffer D Mo Carbon doped GaAs Al 0.42 Ga 0.58 As In 0.24 Ga 0.76 As AlGaAs Anisotropic ECR RIE Mo Isotropic RIE Mo GaAs cap recess by wet etching Gate metalization S Cap Cap : 2x10 19 cm -3 Barrier Channel Buffer SiO 22 SiN D Mo GaAs Al 0.42 Ga 0.58 As Carbon doped GaAs In 0.24 Ga 0.76 As AlGaAs S Cap Cap : 2x10 19 cm -3 Barrier Channel Buffer G SiO 22 SiN D Mo Carbon doped GaAs Al 0.42 Ga 0.58 As In 0.24 Ga 0.76 As AlGaAs Key considerations: Avoid Mo layer short to gate metal Air gap as small as possible 8

Device cross-section Artifact of imaging L G = 2 µm; channel along [-110] L side 400 nm 9

Experimental parameters for devices Split experiments: SiN with -2.1 GPa stress vs SiN with 0 Pa stress SiN film stress obtained from wafer curvature measurements L G = 2 µm to 8 µm Four channel orientations: [-110] [110] G S D S D G [-110] [110] [100] [010] 10

QW-FET electrical characteristics Example: L G = 2 µm; channel along [-110] -I D (ma/mm) 10 8 6 4 2 0 V GS - V T = -0.75 V -0.55 V -0.35 V -0.15 V -2.0-1.5-1.0-0.5 0.0 V DS (V) -2.1 GPa SiN 0 GPa SiN g m (ms/mm) 40 30 20 10 0 Extrinsic Intrinsic 0 GPa SiN -2 GPa SiN V DS = -2 V -0.5 0 0.5 V GS - V T (V) Significant drive current increase Transconductance increase at all gate overdrives 11

Subthreshold characteristics and V T Similar I G as chemically etched samples No RIE damage V T shift between high- and low- stress samples Likely due to different anisotropic RIE overetch I (ma/mm) 10 With -2 GPa SiN With 0 GPa SiN 1 I D 0.1 Both S = 103 mv/dec 0.01 I 1E-3 G 1E-4 1E-5 V DS = -2 V L G = 2 m -0.8-0.6-0.4-0.2 0.0 0.2 0.4 0.6 0.8 1.0 V GS (V) 12

L G dependence of g m g m-sat (ms/mm) 30 25 20 15 10 5 +36% Channel along [-110] V DS = -2 V V GS V T = -0.5 V 0 2 4 6 8 L G ( m) Dots : data Lines: least-square fittings Increasing enhancement observed with decreasing L G Consistent with stress simulations + π measurements >160% enhancement expected with L G < 50 nm 13

Crystal direction dependence g mi_sat Observed anisotropic g mi and R SD g mi extracted using g mext, R S, R D and g D R S, R D extracted using gate current injection method <110> anisotropy consistent with measurements of piezoresistance coefficients π [-110] : π [110] = 2.6 (Xia, ISCS, 2011) 14

Theoretical discussions Valence band change due to strain in InGaAs Used k.p methods (nextnano 3 ) Calculated subbands in In 0.24 Ga 0.76 As quantum well 0.1 0.08 0.06 0.04 No uniaxial -500 MPa uniaxial -0.06-0.08 m* hh1 [-110] uniaxial m* // k y (2 /a) 0.02 0-0.02-0.04 E v (ev) -0.1-0.12 lh1 No uniaxial [010] [110] [100] -0.06-0.08-0.1-0.1-0.05 0 0.05 0.1 k x (2 /a) In-plane iso-energy contours of hh1 with and without uniaxial strain -0.14-0.16-0.1-0.05 0 0.05 0.1 k [110] hh2 Compressive strain parallel to channel is desirable k //[-110] 15

Effective mass model Treat nonparabolic valence band using energy dependent m* (De Michielis, TED, 2007) [-110] Strain Gate Barrier Channel P z (z) E v (ev) -0.06-0.08-0.1-0.12 m* [-110] uniaxial m* // [110] uniaxial No uniaxial -0.14-0.16-0.1-0.05 0 0.05 0.1 k <110> k //<110> From simulations: m* anisotropy induced by quantization change due to piezoelectric effect m* anisotropy consistent with g m measurements.

Conclusions Developed device architecture for InGaAs p-fets that incorporates uniaxial strain through self-aligned dielectric stressor Key results: Biaxial strain + uniaxial strain substantial enhancements in transport characteristics Up to +36% g m observed in L G = 2 µm device Strong enhancement anisotropy due to piezoelectric effect For further enhancement: Scale down L G and bring S/D closer Project g m >160% @ L G < 50 nm Study useful to other p-type III-V materials (e.g. InGaSb, InSb) 17