NNCI ETCH WORKSHOP - STANFORD NNCI PLASMA ETCH OVERVIEW. Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 24, 2016

Similar documents
The Stanford Nanofabrication Facility. Etch Area Overview. May 21, 2013

NNCI Dry Etch Capabilities

Etching Capabilities at Harvard CNS. March 2008

EE 527 MICROFABRICATION. Lecture 25 Tai-Chang Chen University of Washington

E SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

ETCHING Chapter 10. Mask. Photoresist

CHARACTERIZATION OF DEEP REACTIVE ION ETCHING (DRIE) PROCESS FOR ELECTRICAL THROUGH-WAFER INTERCONNECTS FOR PIEZORESISTIVE INERTIAL SENSORS

Etching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity

Etching: Basic Terminology

CHAPTER 6: Etching. Chapter 6 1

Regents of the University of California

Reactive Ion Etching (RIE)

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Section 3: Etching. Jaeger Chapter 2 Reader

An environment designed for success

EE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington

Nanofabrication Lab Process Development for High-k Dielectrics

Device Fabrication: Etch

Dry Etching Zheng Yang ERF 3017, MW 5:15-6:00 pm

Plasma Chemistry Study in an Inductively Coupled Dielectric Etcher

EE143 LAB. Professor N Cheung, U.C. Berkeley

UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices

Quantum Technology: Supplying the Picks and Shovels

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

LECTURE 5 SUMMARY OF KEY IDEAS

b. The displacement of the mass due to a constant acceleration a is x=

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Characteristics of Neutral Beam Generated by a Low Angle Reflection and Its Etch Characteristics by Halogen-Based Gases

Lecture 15 Etching. Chapters 15 & 16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/76

Plasma etching. Bibliography

Advances in Back-side Via Etching of SiC for GaN Device Applications

Fabrication Technology, Part I

Chapter 9, Etch. Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm

Lithography and Etching

Analyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4

DO NOT WRITE YOUR NAME OR KAUST ID NUMBER ON THIS PAGE OR ANY OTHER PAGE PUT YOUR EXAM ID NUMBER ON THIS PAGE AND EVERY OTHER PAGE YOU SUBMIT

Competitive Advantages of Ontos7 Atmospheric Plasma

Defining an optimal plasma processing toolkit for Indium Phosphide (InP) laser diode production

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory

Chapter 2 FABRICATION PROCEDURE AND TESTING SETUP. Our group has been working on the III-V epitaxy light emitting materials which could be

Wet and Dry Etching. Theory

Chapter 7 Plasma Basic

Tool- and pattern-dependent spatial variations in silicon deep reactive ion etching

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

Hybrid Wafer Level Bonding for 3D IC

Ion Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )

ELEC 7364 Lecture Notes Summer Etching. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA

Dynamization evolution of Dry Etch Tools in Semiconductor Device Fabrication Gordon Cameron Intel Corp (November 2005)

Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates

III V Semiconductor Etching Process Quality Rather Than Quantity. Alan Webb. (formally of Plessey, GEC, Marconi, Bookham, Oclaro etc...

EV Group. Engineered Substrates for future compound semiconductor devices

Combined Finned Microgap with Dedicated Extreme-Microgap Hotspot Flow for High Performance Thermal Management

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Wafer Charging in Process Equipment and its Relationship to GMR Heads Charging Damage

Contamination Monitoring of Semiconductor Processes by VPD HR-ICPMS

INTRODUCTION TO THE HYBRID PLASMA EQUIPMENT MODEL

Chapter 8 Ion Implantation

CVD: General considerations.

EE-612: Lecture 22: CMOS Process Steps

Carrier Transport by Diffusion

Plasma Processing in the Microelectronics Industry. Bert Ellingboe Plasma Research Laboratory

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Introduction to Photolithography

Chapter 7. Plasma Basics

Technology for Micro- and Nanostructures Micro- and Nanotechnology

nmos IC Design Report Module: EEE 112

Plasma-Surface Interactions in Patterning High-k k Dielectric Materials

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

Lecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68

EE C245 ME C218 Introduction to MEMS Design Fall 2010

Thin Wafer Handling Challenges and Emerging Solutions

Building a NanoLab: Equipment and Program Overview

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004

Today s Presentation

Thermo Scientific ICP-MS solutions for the semiconductor industry. Maximize wafer yields with ultralow elemental detection in chemicals and materials

MICROCHIP MANUFACTURING by S. Wolf

Fast Bonding of Substrates for the Formation of Microfluidic Channels at Room Temperature

Etching. Etching Terminology. Etching Considerations for ICs. Wet Etching. Reactive Ion Etching (plasma etching) Professor N Cheung, U.C.

Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped

Dual Beam Helios Nanolab 600 and 650

Microfabrication for MEMS: Part I

UNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Porous silicon as base material of MEMS-compatible fuel cell components

Plasma Deposition (Overview) Lecture 1

Evaluation of the plasmaless gaseous etching process

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

EFFECT OF OXYGEN ADDITION ON SIDEWALLS OF SILICON SQUARE MICRO-PIT ARRAYS USING SF 6 BASED REACTIVE ION ETCHING

Control of the fabrication process for the sensors of the CMS Silicon Strip Tracker. Anna Macchiolo. CMS Collaboration

Plasma Etch Tool Gap Distance DOE Final Report

Direct Analysis of Trace Metal Impurities in High Purity Nitric Acid Using ICP-QQQ

Supporting Online Material for

Nanoelectronic Thermoelectric Energy Generation


Lecture 0: Introduction

ALIGNMENT ACCURACY IN A MA/BA8 GEN3 USING SUBSTRATE CONFORMAL IMPRINT LITHOGRAPHY (SCIL)

Application of plasma parameters to characterize product interactions between memory and logic products at Gate Contact (GC) Stack etch in LAM TCP

Transcription:

NNCI ETCH WORKSHOP - STANFORD NNCI PLASMA ETCH OVERVIEW Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 24, 2016

NNCI AT STANFORD Four labs under NNCI Umbrella at Stanford SNSF Stanford Nano Shared Facilities (Nano characterization lab, Nano patterning lab, Ginzton Microfab, Soft and Hybrid Materials Facility) Limited etch capability in the Nano patterning cleanroom Oxford PlasmaPro 80 and Intlvac Ion Mill SNF Stanford Nanofabrication Facility (main clean room + two satellite sites MOCVD & Experimental Fabrication Labs) Plasma Etch Equipment in the main cleanroom MAF Mineral Analysis Facility EMF Environmental Measurement Facility Devices developed Semiconductors, Memory, Solar cells, Optoelectronics, MEMS, bio-mems, Microfluidics and more

DRY ETCH EQUIPMENT AT SNSF HgTe Quantum Well Structures Ion Mill Etch Reyes Calv o et al. Intlvac Nanoquest Research Ion Beam Milling System 4 water cooled rotating stage; 4 wafers to pieces Ar milling of any material https://snsf.stanford.edu/equipment/fab/ionmill.html Oxford PlasmaPro 80 RIE Etcher - Pieces to 8 wafers; no load lock; flexible group SiO2, SiN, Si, etches - CHF3, CF4, SF6, Ar and O2 https://snsf.stanford.edu/equipment/fab/etcher.html Si Etch - Oxford PlasmaPro 80; Cliff Knollenberg

DRY ETCH EQUIPMENT AT SNF List of equipment: https://snf.stanford.edu/snf/equipment/dry-etching Over 15 dry etch equipment at SNF and they can be grouped in many different ways Clean/ semi-clean Vs flexible Clean / Semi clean - Restricted to CMOS compatible materials Flexible Not restricted; however, some restrictions apply based on chemistry, material compatibility, or memory effect. Chemistry / etched materials dependent - Chlorine chemistry Vs fluorine chemistry Si etchers, silicon dioxide etchers, metal etchers, III-V etchers, deep Si etchers, plasma strip tools etc.. Based on plasma type CCP, ICP, ECR or remote plasma With or without load lock Ability to handle varying substrate sizes

ETCHER SELECTION FOR PROCESSING Managing the demand for new materials and chemistries Vs preserving process reproducibility is always challenging Impact of chamber memory effect on subsequent processing can be minimized by Plasma clean and condition Chamber wet clean Replacing some critical parts PROM committee (Process or Materials Review) reviews requests for processing new materials and proposes the guidelines Etched materials leave behind contaminants in the tool which can be transferred to subsequent wafers processed This is especially a serious issue if the wafers processed through contaminated tools go through further high temp processing However, during etching the contaminants are present mainly at the surface of the substrate and can be removed by subsequent cleans. PROM committee also reviews these type of requests and comes up with a protocol to avoid potential cross contamination.

DRY ETCH EQUIPMENT AT SNF - CLEAN/ SEMI CLEAN Lam 9400 ICP etcher; 4 wafers only Poly Si gate, Si trench, isotropic Si etch etc.. AMAT P5000 Three chamber cluster tool; ccp etcher; all chambers semi-clean; 4 wafes only One chamber is for SiN, SiO2 etching (fluorocarbon etches); one for poly Si / gate etching (Cl2/HBr); third chamber for Al etching (Cl2/ BCl3) AMT8100 Hexode etcher; CCP ether; up to 24 wafers can be processed in a batch Used typically for etching shallow contact/ via, alignment marks, anisotropic Si etch etc.. 4 wafers only pieces need to be attached to the 4 wafers Planning to fit a 6 wafer hexode (18 wafers) with a couple of trays modified for 4 wafers. Drytek 100 CCP; 6 wafers (trays per batch); four of which are dedicated for clean/ semi-clean wafers Can process up to 6 wafers; available gases SF6, CF4, O2, CHClF2 Processes Poly Si, Si, resist, descum, W, Ti, SiN and SiO2 etches Gasonics Aura 1000 Asher Lam 9400 Isotropic and Anisotropic Etches Courtesy Nahid Harjee

DRY ETCH EQUIPMENT AT SNF DEEP SI ETCHERS Deep Si Etch Bosch process STS Etcher ICP Etch Older generation process; semi-clean 4 wafers Si Etch rate up to 5um/min ~60:1 selectivity to resist and 100:1 selectivity to SiO2/ SiN STS Multiplex Pro ASE HRM ICP Etch Next generation tool; Semi-clean (down; device-net issues) Faster etch (~17um/min); better selectivity to resist >200:1 Scallop width ~0.2um; Better for SOI process PlasmaTherm DSE ICP Etcher 4 or 6 wafers; flexible group Fast etch ~10um/min; >100:1 sel to resist & 200:1 selectivity to oxide Scallops can be reduced to less than 30nm SOI process available STS; by Lili Hsu STS HRM; Courtesy Edwin Ng PT-DSE; by Ludwig Galambos et al

DRY ETCH EQUIPMENT AT SNF III-V ETCHERS Oxford Plasma Pro 100 ICP Etcher ICP Etcher for III-V Etches 4 configuration; load locked Available gases Cl2, BCl3, HBr, Ar, CH4, H2, O2, N2, SF6 InGaP Etching in Oxford 100 ICP Etcher Jieyang Jia et al. PQuest ECR Plasma Etcher 4 substrate; load-locked Available gases Cl2, BCl3, O2, N2, Ar, SF6 Flexible group; III-V etches and other metal etches. Can go up to 200C (with no coolant circulation)

DRY ETCH EQUIPMENT AT SNF FLEXIBLE GROUP METAL AND DIELECTRIC ETCHERS PlasmaTherm Versaline Metal Etcher ICP etcher, load locked 4 or 6 substrates; flexible group Available gases Cl2, BCl3, CF4, Ar, CH4, O2, N2, SF6 Metals, metal oxides, Si etc. PT-Ox - SiN patterned with Nanospehere Masking -Yusi Chen, Muyu Xue Plasma Therm Versaline ICP Oxide Etcher ICP etcher; load locked; 4 or 6 substrates; flexible group High aspect ratio SiO2 etching, contact, via etches, SiN, SiC, poly imide etc. Available gases CHF3, CF4, C4F8, H2,O2, N2, Ar, He PT-Ox 3um Deep SiO2 Etching Alex Piggott & Nouridine Tayebi Oxford Plasma Pro 100 CCP Etcher CCP Etcher; load locked 4 configuration; load locked SiO2, SiN, Si, resist, SiC etches Available gases CF4, CHF3, O2, SF6, Ar, N2 Plan to include 6 and 8 capability and processing without clamp.

DRY ETCH EQUIPMENT AT SNF OTHER ETCHERS MRC Model 55 RIE Etchers Flexible group, direct load Pieces to 6 substrate O2, Ar / SF6, CHClF2 (Freon 22) / CHF3 Diffusion pump; process pressure can get to <10mT Used for etching as well as sputtering Drytek 100, modified Modified Drytek 100 system for single 4 wafer Flexible group Available gases CHF3, O2, Ar, C2F6, SF6 Matrix Plasma Strip Down stream plasma 4 wafers; flexible group Xactix XeF2 etch Pieces - 6 wafers Isotropic Si etching

SUMMARY Variety of equipment serving the needs of researchers from various departments at Stanford, other academic institutions, government funded labs and industry. Stanford, under NNCI umbrella satisfies the unique need of researchers and startups for process expertise as well as equipment to enable successful evaluation of new technologies. Devices include Semiconductors, Memory, Solar, Optoelctronics, MEMs, Bio devices, Microfluidics and others. Lab is also used for teaching courses at Stanford. Students as well as other lab members share some of their characterization data to enrich the wiki library. Student helpers are utilized to run equipment qualifications. Continuous improvement efforts are ongoing to better utilize equipment and push their limits to meet the changing needs of researchers. Contamination protocols are evaluated whenever needed to accommodate new materials and interdisciplinary research.