ESE535: Electronic Design Automation. Delay PDFs? (2a) Today. Central Problem. Oxide Thickness. Line Edge Roughness

Similar documents
Previously. ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Variation Types. Fabrication

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Chapter 2 Process Variability. Overview. 2.1 Sources and Types of Variations

ESE535: Electronic Design Automation. Today. Motivation. FSM Equivalence. Question. Cornerstone Result. Sequential Verification

τ gd =Q/I=(CV)/I I d,sat =(µc OX /2)(W/L)(V gs -V TH ) 2 ESE534 Computer Organization Today At Issue Preclass 1 Energy and Delay Tradeoff

EEC 118 Lecture #16: Manufacturability. Rajeevan Amirtharajah University of California, Davis

Midterm. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Lecture Outline. Pass Transistor Logic. Restore Output.

Today. ESE532: System-on-a-Chip Architecture. Why Care? Message. Scaling. Why Care: Custom SoC

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Dealing with timing issues for sub-100nm designs - from modeling to mass production

An Automated Approach for Evaluating Spatial Correlation in Mixed Signal Designs Using Synopsys HSpice

Design for Manufacturability and Power Estimation. Physical issues verification (DSM)

Pre and post-silicon techniques to deal with large-scale process variations

Lecture 15: Scaling & Economics

Lecture 12 CMOS Delay & Transient Response

Today. ESE534: Computer Organization. Why Care? Why Care. Scaling. ITRS Roadmap

Status. Embedded System Design and Synthesis. Power and temperature Definitions. Acoustic phonons. Optic phonons

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

SINCE the early 1990s, static-timing analysis (STA) has

DC and Transient. Courtesy of Dr. Daehyun Dr. Dr. Shmuel and Dr.

Variability Aware Statistical Timing Modelling Using SPICE Simulations

Name: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

Statistical Gate Delay Model for Multiple Input Switching. Takayuki Fukuoka, Akira Tsuchiya and Hidetoshi Onodera Kyoto University

EECS 141: FALL 05 MIDTERM 1

Fast Buffer Insertion Considering Process Variation

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

Lecture 5: DC & Transient Response

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

An Analytical Approach to Efficient Circuit Variability Analysis. in Scaled CMOS Design. Samatha Gummalla

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 5: DC & Transient Response

Today. ESE532: System-on-a-Chip Architecture. Energy. Message. Preclass Challenge: Power. Energy Today s bottleneck What drives Efficiency of

! Delay when A=1, B=0? ! CMOS Gates. " Dual pull-down and pull-up networks, only one enabled at a time

Static Timing Analysis Considering Power Supply Variations

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Logic Synthesis and Verification

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

Delay and Power Estimation

ECE260B CSE241A Winter Statistical Timing Analysis and SPICE Simulation

Timing-Aware Decoupling Capacitance Allocation in Power Distribution Networks

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

Design/Technology Co-Optimisation (DTCO) in the Presence of Acute Variability

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

PARADE: PARAmetric Delay Evaluation Under Process Variation *

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

Lecture 6: DC & Transient Response

ESE570 Spring University of Pennsylvania Department of Electrical and System Engineering Digital Integrated Cicruits AND VLSI Fundamentals

A Temperature-aware Synthesis Approach for Simultaneous Delay and Leakage Optimization

POST-SILICON TIMING DIAGNOSIS UNDER PROCESS VARIATIONS

S=0.7 [0.5x per 2 nodes] ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Scaling ITRS Roadmap

Scaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters

Statistical Timing Analysis with Path Reconvergence and Spatial Correlations

Non Ideal Transistor Behavior

EECS 151/251A Spring 2018 Digital Design and Integrated Circuits. Instructors: Nick Weaver & John Wawrzynek. Lecture 10 EE141

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Max Operation in Statistical Static Timing Analysis on the Non-~Gaussian Variation Sources for VLSI Circuits

EE5780 Advanced VLSI CAD

Capturing Post-Silicon Variations using a Representative Critical Path

Buffered Clock Tree Sizing for Skew Minimization under Power and Thermal Budgets

Parametric Yield in FPGAs Due to Within-die Delay Variations: A Quantitative Analysis

Future Trends in Microelectronics Impact on Detector Readout. Paul O Connor

Variation-Resistant Dynamic Power Optimization for VLSI Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

STATIC TIMING ANALYSIS

Statistical Analysis Techniques for Logic and Memory Circuits

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Using MOS Models. C.K. Ken Yang UCLA Courtesy of MAH EE 215B

PARADE: PARAmetric Delay Evaluation Under Process Variation * (Revised Version)

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Total Power. Energy and Power Optimization. Worksheet Problem 1

Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICs

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

DKDT: A Performance Aware Dual Dielectric Assignment for Tunneling Current Reduction

EE 434 Lecture 33. Logic Design

Computer-Aided Design for Manufacturability

EE141-Fall 2011 Digital Integrated Circuits

Announcements. EE141- Fall 2002 Lecture 7. MOS Capacitances Inverter Delay Power

Lecture 16: Circuit Pitfalls

EE241 - Spring 2000 Advanced Digital Integrated Circuits. Announcements

Next Time on Parametric Yield. What Drives Worst Case Analysis?

Statistical Performance Analysis and Optimization of Digital Circuits

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Name: Answers. Mean: 83, Standard Deviation: 12 Q1 Q2 Q3 Q4 Q5 Q6 Total. ESE370 Fall 2015

3. Design a stick diagram for the PMOS logic shown below [16] Y = (A + B).C. 4. Design a layout diagram for the CMOS logic shown below [16]

Performance Sensitivity Analysis Using Statistical Methods and Its Applications to Delay Testing

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

EE 330 Lecture 17. MOSFET Modeling CMOS Process Flow

CSE241 VLSI Digital Circuits Winter Lecture 07: Timing II

EECS 151/251A Homework 5

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Efficient Monte Carlo based Incremental Statistical Timing Analysis

Efficient Circuit Analysis under Multiple Input Switching (MIS) Anupama R. Subramaniam

Transcription:

ESE535: Electronic Design Automation Delay PDFs? (2a) Day 23: April 10, 2013 Statistical Static Timing Analysis Penn ESE535 Spring 2013 -- DeHon 1 Penn ESE535 Spring 2013 -- DeHon 2 Today Sources of Variation Limits of Worst Case Optimization for Parametric Yield Statistical Analysis Behavioral (C, MATLAB, ) Arch. Select Schedule RTL FSM assign Gate Netlist Placement Routing Layout Masks Two-level Multilevel opt. Covering Retiming Penn ESE535 Spring 2013 -- DeHon 3 Mean Number of Dopant Atoms Central Problem As our devices approach the atomic scale, we must deal with statistical effects governing the placement and behavior of individual atoms and electrons. 10000 1000 100 10 1000 500 250 130 65 32 16 Technology Node (nm) Transistor critical dimensions Atomic discreteness Subwavelength litho Etch/polish rates Focus Number of dopants Dopant Placement Penn ESE535 Spring 2013 -- DeHon 4 Oxide Thickness Line Edge Roughness 1.2µm and 2.4µm lines [Asenov et al. TRED 2002] Penn ESE535 Spring 2013 -- DeHon 5 From: http://www.microtechweb.com/2d/lw_pict.htm Penn ESE535 Spring 2013 -- DeHon 6 1

Light Phase Shift Masking What is wavelength of visible light? Source http://www.synopsys.com/tools/manufacturing/masksynthesis/psmcreate/pages/default.aspx Penn ESE535 Spring 2013 -- DeHon 7 Penn ESE535 Spring 2013 -- DeHon 8 Line Edges (PSM) Intel 65nm SRAM (PSM) Source: http://www.solid-state.com/display_article/122066/5/none/none/feat/developments-in-materials-for-157nm-photoresists Penn ESE535 Spring 2013 -- DeHon 9 Source: http://www.intel.com/technology/itj/2008/v12i2/5-design/figures/figure_5_lg.gif Penn ESE535 Spring 2013 -- DeHon 10 Statistical Dopant Placement V th Variability @ 65nm Penn ESE535 Spring 2013 -- DeHon 11 [Bernstein et al, IBM JRD 2006] Penn ESE535 Spring 2013 -- DeHon [Bernstein et al, IBM JRD 2006] 12 2

Gaussian Distribution ITRS 2005 Variation (3σ) From: http://en.wikipedia.org/wiki/file:standard_deviation_diagram.svg Penn ESE535 Spring 2013 -- DeHon 13 Penn ESE535 Spring 2013 -- DeHon 14 Example: V th Many physical effects impact V th Doping, dimensions, roughness Behavior highly dependent on V th I DS = µ nc OX 2 W I DS = I S e L V GS nkt / q W L [( ) 2 ] V GS V T 1 e V DS kt / q 1+ λv DS ( ) Penn ESE535 Spring 2013 -- DeHon 15 Impact Performance V th I ds Delay (R on * C load ) Penn ESE535 Spring 2013 -- DeHon 16 Impact of V th Variation Variation in Current FPGAs Penn ESE535 Spring 2013 -- DeHon 17 [Gojman et al., FPGA2013] Penn ESE535 Spring 2013 -- DeHon 18 3

Reduce Vdd (Cyclone IV 60nm LP) [Gojman et al., FPGA2013] Penn ESE535 Spring 2013 -- DeHon 19 Source: Noel Menezes, Intel ISPD2007 Penn ESE535 Spring 2013 -- DeHon 20 Old Way Characterize gates by corner cases Fast, nominal, slow Add up corners to estimate range Source: Noel Menezes, Intel ISPD2007 Penn ESE535 Spring 2013 -- DeHon 21 Preclass: Slow corner: 1.1 Nominal: 1.0 Fast corner: 0.9 Penn ESE535 Spring 2013 -- DeHon 22 Corners Misleading Parameteric Yield Probability Distribution Sell Premium Delay Sell nominal Sell cheap Discard [Orshansky+Keutzer DAC 2002] Penn ESE535 Spring 2013 -- DeHon 24 Penn ESE535 Spring 2013 -- DeHon 23 4

Phenomena 1: Path Averaging Sequential Paths T path = t 0 +t 1 +t 2 +t 3 + t (d-1) T i iid random variables Mean τ Variance σ Tpath Mean d τ Variance = d σ Penn ESE535 Spring 2013 -- DeHon 25 T path = t 0 +t 1 +t 2 +t 3 + t (d-1) T path Mean d τ Variance = d σ 3 sigma delay on path: d τ + 3 d σ Worst case per component would be: d (τ+3 σ) Overestimate d vs. d Penn ESE535 Spring 2013 -- DeHon 26 SSTA vs. Corner Models Phenomena 2: Parallel Paths STA with corners predicts 225ps SSTA predicts 162ps at 3σ SSTA reduces pessimism by 28% [Slide composed by Nikil Mehta] Penn ESE535 Spring 2013 -- DeHon Source: IBM, TRCAD 200627 Cycle time limited by slowest path T cycle = max(t p0,t p1,t p2, T p(n-1) ) P(T cycle <T 0 ) = P(T p0 <T 0 ) P(T p1 <T 0 ) = [P(T p <T 0 )] n 0.5 = [P(T p <T 50 )] n P(T p <T 50 ) = (0.5) (1/n) Penn ESE535 Spring 2013 -- DeHon 28 System Delay P(T p <T 50 ) = (0.5) (1/n) N=10 8 0.999999993 1-7 10-9 N=10 10 0.99999999993 1-7 10-11 Probability Distribution Delay Gaussian Distribution Penn ESE535 Spring 2013 -- DeHon 29 From: http://en.wikipedia.org/wiki/file:standard_deviation_diagram.svg Penn ESE535 Spring 2013 -- DeHon 30 5

System Delay P(T p <T 50 ) = (0.5) (1/n) N=10 8 0.999999993 1-7 10-9 N=10 10 0.99999999993 1-7 10-11 For 50% yield want 6 to 7 σ Probability Distribution Delay System Delay T 50 =T mean +7σ path Penn ESE535 Spring 2013 -- DeHon 31 Penn ESE535 Spring 2013 -- DeHon 32 System Delay Corners Misleading Phenomena 2 Phenomena 1 Penn ESE535 Spring 2013 -- DeHon 33 [Orshansky+Keutzer DAC 2002] Penn ESE535 Spring 2013 -- DeHon 34 But does worst-case mislead? STA with worst-case says these are equivalent: Source: Noel Menezes, Intel ISPD2007 Penn ESE535 Spring 2013 -- DeHon 35 Penn ESE535 Spring 2013 -- DeHon 36 6

But does worst-case mislead? STA Worst case delay for this? But does worst-case mislead? STA Worst case delay for this? Penn ESE535 Spring 2013 -- DeHon 37 Penn ESE535 Spring 2013 -- DeHon 38 Does Worst-Case Mislead? Delay of off-critical path may matter Best case delay of critical path? Wost-case delay of noncritical path? What do we need to do? Ideal: Compute PDF for delay at each gate Compute delay of a gate as a PDF from: PDF of inputs PDF of gate delay Penn ESE535 Spring 2013 -- DeHon 39 Penn ESE535 Spring 2013 -- DeHon 40 AND rules Delay Calculation Day 22 What do we need to do? Ideal: compute PDF for delay at each gate Compute delay of a gate as a PDF from: PDF of inputs PDF of gate delay Need to compute for distributions SUM MAX (maybe MIN) Penn ESE535 Spring 2013 -- DeHon 41 Penn ESE535 Spring 2013 -- DeHon 42 7

Consider entry: MAX(u 1,u 2 )+d For Example MAX Compute MAX of two input distributions. Penn ESE535 Spring 2013 -- DeHon 43 Penn ESE535 Spring 2013 -- DeHon 44 SUM Add that distribution to gate distribution. Continuous Can roughly carry through PDF calculations with Guassian distributions rather than discrete PDFs Penn ESE535 Spring 2013 -- DeHon 45 Penn ESE535 Spring 2013 -- DeHon 46 Dealing with PDFs MAX of Two Identical Gaussians Simple model assume all PDFs are Gaussian Model with mean, σ Imperfect Not all phenomena are Gaussian Sum of Gaussians is Gaussian Max of Gaussians is not a Gaussian Penn ESE535 Spring 2013 -- DeHon 47 Max of Gaussians is not a Gaussian Can try to approximate as Guassian Given two identical Gaussians A and B with µ and σ Plug into equations E[MAX(A,B)] = µ + σ/(π) 1/2 VAR[MAX(A,B)] = σ 2 σ/π [Source: Nikil Mehta] Penn ESE535 Spring 2013 -- DeHon 48 8

Probability of Path Being Critical More Technicalities Correlation Physical on die In path (reconvergent fanout) Makes result conservative Gives upper bound Can compute lower 2 1 4 [Source: Intel DAC 2005] Penn ESE535 Spring 2013 -- DeHon 49 Graphics from: Noel Menezes (top) and Nikil Mehta (bottom) Penn ESE535 Spring 2013 -- DeHon 50 3 Max of Gaussians with Correlation MAX of Two Identical Gaussians Given two identical Gaussians A and B with µ and σ Plug into equations E[MAX(A,B)] = µ + σ/(π) 1/2 VAR[MAX(A,B)] = σ 2 σ/π [Source: Nikil Mehta] Max of identical Gaussians Extreme of correlated: is just the input Gaussian [Blaauw et al. TRCAD v27n4p589] Penn ESE535 Spring 2013 -- DeHon 52 Penn ESE535 Spring 2013 -- DeHon 51 SSTA vs. Monte Carlo Verification Time Using SSTA in FPGA CAD Le Hei FPGA2007 SSTA Synthesis, Place, Route Kia FPGA2007 Route with SSTA [Slide composed by Nikil Mehta] Source: IBM, TRCAD 2006 Penn ESE535 Spring 2013 -- DeHon 53 Penn ESE535 Spring 2013 -- DeHon 54 9

Impact of SSTA in High-Level Synthesis Scheduling and provisioning Summary Nanoscale fabrication is a statistical process Delays are PDFs Assuming each device is worst-case delay is too pessimistic Wrong prediction about timing Leads optimization in wrong direction Reformulate timing analysis as statistical calculation Estimate the PDF of circuit delays Use this to drive optimizations ALU/MUL σ=5% t nominal [Jung&Kim ICCAD2007] Penn ESE535 Spring 2013 -- DeHon 56 Penn ESE535 Spring 2013 -- DeHon 55 Big Ideas: Coping with uncertainty Statistical Reasoning and Calculation Admin Reading for Monday on blackboard Milestone Mondays Penn ESE535 Spring 2013 -- DeHon 57 Penn ESE535 Spring 2013 -- DeHon 58 10