Issues with sampling time and jitter in Annex 93A. Adam Healey IEEE P802.3bj Task Force May 2013

Similar documents
10GBASE-KR Transmitter Compliance Methodology Proposal. Robert Brink Agere Systems May 13, 2005

EE290C Spring Motivation. Lecture 6: Link Performance Analysis. Elad Alon Dept. of EECS. Does eqn. above predict everything? EE290C Lecture 5 2

ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012

Preliminary Studies on DFE Error Propagation, Precoding, and their Impact on KP4 FEC Performance for PAM4 Signaling Systems

ECE 546 Lecture 23 Jitter Basics

Digital Band-pass Modulation PROF. MICHAEL TSAI 2011/11/10

Estimation of the Capacity of Multipath Infrared Channels

EE5713 : Advanced Digital Communications

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise

Measuring Transmitter equalization filter coefficients at the end of a channel with loss

RADIO SYSTEMS ETIN15. Lecture no: Equalization. Ove Edfors, Department of Electrical and Information Technology

Jitter Test Methods for 200GAUI-4 and 400GAUI-8

ECE 564/645 - Digital Communications, Spring 2018 Homework #2 Due: March 19 (In Lecture)

The first printing of this book was produced with a few minor printing errors. We apologize for any confusion this might cause you.

Square Root Raised Cosine Filter

Pulse Shaping and ISI (Proakis: chapter 10.1, 10.3) EEE3012 Spring 2018

Comment #38, #40: Jitter Test Methods for 200GAUI-4 and 400GAUI-8

Digital Communications

Weiyao Lin. Shanghai Jiao Tong University. Chapter 5: Digital Transmission through Baseband slchannels Textbook: Ch

Principles of Communications Lecture 8: Baseband Communication Systems. Chih-Wei Liu 劉志尉 National Chiao Tung University

14 Gb/s AC Coupled Receiver in 90 nm CMOS. Masum Hossain & Tony Chan Carusone University of Toronto

Accurate Statistical Analysis of High-Speed Links with PAM-4 Modulation

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Principles of Communications

Blind phase/frequency synchronization with low-precision ADC: a Bayesian approach

Reciprocal Mixing: The trouble with oscillators

Q. 1 Q. 25 carry one mark each.

Method for analytically calculating BER (bit error rate) in presence of non-linearity. Gaurav Malhotra Xilinx

Imperfect Sampling Moments and Average SINR

SGM nA, Dual Rail-to-Rail I/O Operational Amplifier

Digital Baseband Systems. Reference: Digital Communications John G. Proakis

Jitter Decomposition in Ring Oscillators

Optimal Placement of Training Symbols for Frequency Acquisition: A Cramér-Rao Bound Approach

EE4512 Analog and Digital Communications Chapter 4. Chapter 4 Receiver Design

Multi User Detection I

Lecture 5b: Line Codes

THE problem of phase noise and its influence on oscillators

Direct-Sequence Spread-Spectrum

Analog Electronics 2 ICS905

ECE 598 JS Lecture 17 Jitter

Understanding Data Sheet Jitter Specifications for Cypress Timing Products

Measuring Deterministic Jitter with a K28.5 Pattern and an Oscilloscope

For the electronic measurement of current: DC, AC, pulsed..., with galvanic separation between the primary and the secondary circuit.

R. Garello. Tutorial on digital modulations - Part 9b m-pam [ ] 2

ω 0 = 2π/T 0 is called the fundamental angular frequency and ω 2 = 2ω 0 is called the

Data Converter Fundamentals

DATA receivers for digital transmission and storage systems

Residual Versus Suppressed-Carrier Coherent Communications

Discussion on FFE and DFE Coefficients Calculation in COM. Guo-HauGau, Mau-Lin Wu, Pei-Rong Li, Yuan-Hao Tung MediaTek IEEE 802.

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

a) Find the compact (i.e. smallest) basis set required to ensure sufficient statistics.

Es e j4φ +4N n. 16 KE s /N 0. σ 2ˆφ4 1 γ s. p(φ e )= exp 1 ( 2πσ φ b cos N 2 φ e 0

EE6604 Personal & Mobile Communications. Week 15. OFDM on AWGN and ISI Channels

Timing Recovery at Low SNR Cramer-Rao bound, and outperforming the PLL

ANALYSIS OF A PARTIAL DECORRELATOR IN A MULTI-CELL DS/CDMA SYSTEM

Determining the Optimal Decision Delay Parameter for a Linear Equalizer

For the electronic measurement of current: DC, AC, pulsed..., with galvanic separation between the primary and the secondary circuit.

Presenters. Time Domain and Statistical Model Development, Simulation and Correlation Methods for High Speed SerDes

Motivation for CDR: Deserializer (1)

For the electronic measurement of current: DC, AC, pulsed..., with galvanic separation between the primary and the secondary circuit.

Last Name _Di Tredici_ Given Name _Venere_ ID Number

This examination consists of 11 pages. Please check that you have a complete copy. Time: 2.5 hrs INSTRUCTIONS

SGM nA, Single Rail-to-Rail I/O Operational Amplifier

EE123 Digital Signal Processing

SWITCHED CAPACITOR AMPLIFIERS

Voltage-Controlled Oscillator (VCO)

For the electronic measurement of current: DC, AC, pulsed..., with galvanic separation between the primary and the secondary circuit.

GEORGIA INSTITUTE OF TECHNOLOGY SCHOOL OF ELECTRICAL AND COMPUTER ENGINEERING Final Examination - Fall 2015 EE 4601: Communication Systems

7 The Waveform Channel

Tracking of Spread Spectrum Signals

Optoelectronic Applications. Injection Locked Oscillators. Injection Locked Oscillators. Q 2, ω 2. Q 1, ω 1

THE clock driving a digital-to-analog converter (DAC)

Fiber Modeling Resolution and Assumptions: Analysis, Data, and Recommendations

Capacity Penalty due to Ideal Zero-Forcing Decision-Feedback Equalization

Digital Phase-Locked Loop and its Realization

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

Signal Design for Band-Limited Channels

Example: Bipolar NRZ (non-return-to-zero) signaling

8 PAM BER/SER Monte Carlo Simulation

Performance of Coherent Binary Phase-Shift Keying (BPSK) with Costas-Loop Tracking in the Presence of Interference

EE 435. Lecture 32. Spectral Performance Windowing

Pre Silicon to Post Silicon Overview. Adam Norman Intel Corp. PCCG

A Family of Nyquist Filters Based on Generalized Raised-Cosine Spectra

Revision of Lecture 4

Fundamentals: Frequency & Time Generation

Successive Approximation ADCs

DUE to its practical importance in communications, the

Ranging detection algorithm for indoor UWB channels

Hari Coding Objectives

EE 505 Lecture 8. Clock Jitter Statistical Circuit Modeling

Computation of Bit-Error Rate of Coherent and Non-Coherent Detection M-Ary PSK With Gray Code in BFWA Systems

Prepare for this experiment!

A Hilbert Space for Random Processes

Signal integrity in deep-sub-micron integrated circuits

Frequency Response. Re ve jφ e jωt ( ) where v is the amplitude and φ is the phase of the sinusoidal signal v(t). ve jφ

Lecture 27 Frequency Response 2

TITLE. In-depth Analysis of DDR3/DDR4 Channel with Active Termination. Image. Topic: Topic: Changwook Yoon, (Intel)

Introduction to Constrained Estimation

Application Note AN37. Noise Histogram Analysis. by John Lis

pickup from external sources unwanted feedback RF interference from system or elsewhere, power supply fluctuations ground currents

Transcription:

Issues with sampling time and jitter in Annex 93A Adam Healey IEEE P802.3bj Task Force May 2013

Part 1: Jitter (comment #157) 2

Treatment of jitter in COM Draft 2.0 h (0) (t s ) slope h(0) (t s ) 1 UI Measured ATCA Backplane Channel [1] Longest Link (amplitude error, V) = (timing error, UI) x (slope, V/UI) Estimate the slope to be the amplitude of the pulse response at time t s Assume the slope around pre- and post-cursor samples is negligible NOTE: In Draft 2.0, the pulse response amplitude includes the factor 1/(L 1). This presentation assumes that 3 this factor is removed per comment #156.

Testing the assumptions h (0) (t s ) slope t s h 0 t s slope t h 0 t + t h 0 t t 2 t t = T b M The slope around t s is not necessarily the signal amplitude The slope around pre- and post-cursor samples is not negligible Predictions of the impact of jitter may not be accurate 4

A better, but still simple, estimate Calculate the slope of the pulse response h J t = d dt h 0 (t) May be estimated using the expression on slide 4. Sample the slope at 1 UI intervals around t s h J n = h J (t s + nt b ) Estimate the variance of the amplitude error due to timing error σ J 2 = 2 A DD + σ 2 2 RJ σ X h 2 J (n) n Similar to calculation of σ 2 ISI, see Equation (93A-25) In Equation (93A-27) replace (A s σ RJ ) 2 term in denominator with σ J 2 In the spirit of comment #74 5

A better, but still simple, estimate (continued) Modify Equation (93A-32) as follows, replacing (A s σ RJ ) 2 term σ 2 G = σ 2 2 RJ σ X h 2 J (n) n + σ r 2 Comment #73 also proposes to modify the definition of σ r. Similarly for Equation (93A-42) σ 2 G = σ 2 2 RJ σ X h 2 J (n) n + σ 2 2 r + σ ne Compute p DD per 93A.1.7.1 using h n = A DD h J (n) 6

Current method versus proposal Longest Link 35 db Loss Channel [2] RMS Error, mv Measured 1.100 Modified Draft 2.0 1.398 Proposal 1.093 Recall that the error is 1/3 of this value without the changes proposed in #156 Linear approximation begins to break down RMS Error, mv Measured 1.279 Modified Draft 2.0 0.894 Proposal 1.274 100GBASE-KP4, A DD = 0.025, σ RJ = 0.005 100GBASE-KR4, A DD = 0.07, σ RJ = 0.01 Measured data based on time-step simulation of 100,000 random symbols Proposal in better agreement with empirical distribution Proposal is still an estimate more terms are required to correctly model larger time offsets 7

Impact on COM Evaluate proposal with an implementation of IEEE P802.3bj/D2.0 Annex 93A Include the changes proposed by comments #155, #156, #80, #74, #73 #73 implemented as two-sided noise spectral density N 0 /2 at the input to the receiver noise filter (N 0 /2 = 26 nv 2 /Hz) The amplitude step y is set to 0.01 mv 8

IBM Experimental Backplane Test Fixture: 35 db Loss Channel, 100GBASE-KR4 Jitter component of A n A n A n Draft 2.0 modified Proposal Proposed estimate of the error variance influences equalizer configuration Proposed estimate of the error distribution influences the COM value 9

Summary of results: 100GBASE-KR4 IBM Experimental Backplane Test Fixture Channel Model c 1 c(+1) g DC (db) FOM (db) A s (mv) A n (mv) COM (db) (db) 25 db Loss Channel 30 db Loss Channel 35 db Loss Channel Draft 2.0 0.14 0.00 11 18.05 29.088 13.888 6.42 Proposal 0.18 0.00 6 16.86 34.951 19.031 5.28 Draft 2.0 0.14 0.06 12 18.48 20.068 8.897 7.07 Proposal 0.18 0.00 10 16.85 23.514 12.436 5.53 Draft 2.0 0.14 0.18 12 16.53 10.567 6.089 4.79 Proposal 0.18 0.08 12 15.46 12.648 8.098 3.87 1.14 1.53 0.92 10

Measured ATCA Backplane Channels: Longest Link, 100GBASE-KP4 Jitter component of A n A n A n Draft 2.0 modified Proposal A DD and σ RJ significantly reduced relative to 100GBASE-KR4 In these examples, COM is dominated by residual inter-symbol interference Impact of the proposal is muted by other impairments 11

Summary of results: 100GBASE-KP4 Measured ATCA Backplane Channels Channel Model c( 1) c(+1) g DC (db) FOM (db) A s (mv) A n (mv) COM (db) (db) Shortest Link Middle Link Longest Link Draft 2.0 0.10 0.00 4 15.63 26.389 14.274 5.34 Proposal 0.10 0.00 4 16.01 26.389 13.975 5.52 Draft 2.0 0.10 0.12 3 13.13 21.433 15.002 3.10 Proposal 0.10 0.12 3 13.35 21.433 14.704 3.27 Draft 2.0 0.12 0.00 6 12.65 18.271 14.098 2.25 Proposal 0.12 0.00 6 12.84 18.271 13.875 2.39 0.18 0.17 0.14 12

Summary and recommendation The treatment of jitter in COM can and should be improved Proposed algorithm that leverages concepts already established in Annex 93A Proposed algorithm incurs little computational overhead Comparisons indicate the current algorithm underestimates the impact of jitter by as much as 1.5 db for the cases studied Recommend the changes described on slides 5 and 6 13

Part 2: Sampling time (comment #158) 14

Definition of the sampling time It is assumed the definition of t s is based on the Mueller and Muller timing error detector (Type A) [3] h (0) t s T b = h (0) t s + T b An unconstrained decision feedback equalizer will always force h (0) t s + T b = 0 h (0) t s T b = 0 = h (0) t z But the equalizer is constrained and, in the future, specifications may choose to use COM without a decision feedback equalizer 15

Proposed definition of the sampling time Define t s to be the time that satisfies the following equation (N b = 0) h (0) t s T b = h (0) t s + T b When N b > 0, take the coefficient magnitude constraint b max (n) into account h (0) t s T b = h (0) t s + T b h (0) (t s )b(1) b 1 = b max (1) h 0 (t s + T b ) h 0 (t s ) < b max (1) b max (1) h 0 (t s + T b ) h 0 (t s ) > b max (1) h 0 (t s + T b ) h 0 (t s ) otherwise 16

Summary and recommendations A revised definition of the sampling time is proposed Proposed definition provides the correct result when the decision feedback equalizer is constrained or absent Computation time comparable to current sampling time definition Low impact when constraints are lax, e.g. 100GBASE-KR4 and as proposed for 100GBASE-KP4 by comment #80 Recommend changes described on slide 16 17

References [1] Meier, Wolfgang and Armin Jacht (Emerson Network Power), Measured ATCA Backplane Channels, October 2011. http://www.ieee802.org/3/100gcu/public/channeldata/emerson_11_0928/meier_02_1011.zip http://www.ieee802.org/3/100gcu/public/channeldata/emerson_11_0928/meier_01_1011.pdf [2] Patel, Pravin (IBM), Experimental Backplane Test Fixture, May 2011. http://www.ieee802.org/3/100gcu/public/channeldata/ibm_11_0518/patel_01_0511.zip http://www.ieee802.org/3/100gcu/public/channeldata/ibm_11_0518/patel_02_0511.pdf [3] Mueller, Kurt H. and Markus Muller, Timing Recovery in Digital Synchronous Data Receivers, IEEE Transactions on Communications, Vol. COM-24, No. 5, May 1976. 18

Back-up slides 19

Clarification of assumptions Waveform samples in the absence of jitter are given by y 0 m = y t s + mt b = x n h (t s + (m n)t b ) where x n is the n th signal level transmitted n This proposal assumes that transmitted jitter may be translated into jitter of the receiver s sampling clock y m = y t s + ε m (RX) + mtb = x n h (t s + ε m RX + (m n)t b ) The amplitude error due to jitter is then given by y m y 0 [m] = x n h (t s + ε m RX + (m n)t b ) h (t s + (m n)t b ) n y m y 0 [m] ε m RX n n x n h J (t s + (m n)t b ) 20

A better model The better model is given by the following y m = x n x n 1 u h (t s + ε n TX + (m n)t b ) n where u h t = i=0 h t it b is the channel step response The amplitude error due to jitter is then given by y m y 0 [m] = x n x n 1 u h (t s + ε n TX + (m n)t b ) u h (t s + (m n)t b ) n y m y 0 [m] x n x n 1 ε n TX δ h (t s + (m n)t b ) n where δ h t = i=0 h J t it b is the channel impulse (not pulse) response There is no closed form solution for the distribution of error amplitudes using this model 21

Model comparison Longest Link 35 db Loss Channel [2] 100GBASE-KP4, A DD = 0.025, σ RJ = 0.005 100GBASE-KR4, A DD = 0.07, σ RJ = 0.01 Measured data based on time-step simulation of 100,000 random symbols Deterministic jitter for time-step simulation is sinusoidal with amplitude A DD and period 500T b Proposal makes simplifying assumption and is not a precise representation But, it is less optimistic than the current treatment 22

Additional references [4] Oh, Kyung Suk (Dan) et al., Accurate System Voltage and Timing Margin Simulation in High-Speed I/O System Designs, IEEE Transactions on Advanced Packaging, Vol. 31, No. 4, November 2008. 23