UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet

Similar documents
UT54ACTS74E Dual D Flip-Flops with Clear & Preset July, 2013 Datasheet

Standard Products UT54ACS74/UT54ACTS74 Dual D Flip-Flops with Clear & Preset. Datasheet November 2010

Standard Products UT54ACS109/UT54ACTS109 Dual J-K Flip-Flops. Datasheet November 2010

Standard Products UT54ACS153/UT54ACTS153 Dual 4 to 1 Multiplexers. Datasheet November 2010

Standard Products UT54ACS139/UT54ACTS139 Dual 2-Line to 4-Line Decoders/Demultiplexers. Datasheet November 2010

Standard Products UT54ACS273/UT54ACTS273 Octal D-Flip-Flops with Clear. Datasheet December 16, 2011

Standard Products UT54ACS190/UT54ACTS190 Synchronous 4-Bit Up-Down BCD Counters. Datasheet November

UT54ALVC2525 Clock Driver 1 to 8 Minimum Skew Data Sheet February 2016

UT54ACS164E/UT54ACTS164E 8-Bit Shift Registers January, 2018 Datasheet

UT54ACS164/UT54ACTS164 8-Bit Shift Registers January, 2018 Datasheet

UT8CR512K32 16 Megabit SRAM Data Sheet September

NTE74HC299 Integrated Circuit TTL High Speed CMOS, 8 Bit Universal Shift Register with 3 State Output

NTE74HC173 Integrated Circuit TTL High Speed CMOS, 4 Bit D Type Flip Flop with 3 State Outputs

UT54ACS2S99S Dual, Sequential, ManyGate Configurable Logic Gate Datasheet May 2016 The most important thing we build is trust

INTEGRATED CIRCUITS. 74LV273 Octal D-type flip-flop with reset; positive-edge trigger. Product specification 1997 Apr 07 IC24 Data Handbook

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74LVC374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

onlinecomponents.com

Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

74LV374 Octal D-type flip-flop; positive edge-trigger (3-State) INTEGRATED CIRCUITS

Datasheet. Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

NTE74HC109 Integrated Circuit TTL High Speed CMOS, Dual J K Positive Edge Triggered Flip Flop w/set & Reset

74ACT825 8-Bit D-Type Flip-Flop

INTEGRATED CIRCUITS. 74LV stage binary ripple counter. Product specification 1998 Jun 23 IC24 Data Handbook

NLSV2T Bit Dual-Supply Inverting Level Translator

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

ORGANIZATION AND APPLICATION The MUX8532 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

ORGANIZATION AND APPLICATION The MUX8523 consists of two independent 16 channel multiplexers arranged as shown in the block diagram.

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

RadHard-by-Design Analog RHD8544

MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

54AC258 54ACT258 Quad 2-Input Multiplexer with TRI-STATE Outputs

8-bit binary counter with output register; 3-state

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

CD54/74AC153, CD54/74ACT153

MM74HC374 3-STATE Octal D-Type Flip-Flop

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

3.3 V 256 K 16 CMOS SRAM

5.0 V 256 K 16 CMOS SRAM

Standard Products ACT Channel Analog Multiplexer Module Radiation Tolerant & ESD Protected

74HC1G125; 74HCT1G125

April 2004 AS7C3256A

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state

INTEGRATED CIRCUITS. 74LV688 8-bit magnitude comparator. Product specification Supersedes data of 1997 May 15 IC24 Data Handbook.

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74LVC823A-Q General description. 2. Features and benefits

8-channel analog multiplexer/demultiplexer. For operation as a digital multiplexer/demultiplexer, V EE is connected to V SS (typically ground).

MM54HC244 MM74HC244 Octal TRI-STATE Buffer

PO3B14A. Description. Truth Table. High Bandwidth Potato Chip V CC N.C. EN EN S 1 A 3 B 3 B 2 A 2 A 1 B 1 Y A Y B GND

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

5 V 64K X 16 CMOS SRAM

DATA SHEET. 74LVC16374A; 74LVCH16374A 16-bit edge triggered D-type flip-flop with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

IL34C87 CMOS Quad TRISTATE Differential Line Driver.

INTEGRATED CIRCUITS. 74LVC138A 3-to-8 line decoder/demultiplexer; inverting. Product specification 1998 Apr 28

UNISONIC TECHNOLOGIES CO., LTD U74LVC1G125

NLSV22T244. Dual 2-Bit Dual-Supply Non-Inverting Level Translator

INTEGRATED CIRCUITS. 74LV00 Quad 2-input NAND gate. Product specification Supersedes data of 1998 Apr 13 IC24 Data Handbook.

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

DS34C87T CMOS Quad TRI-STATE Differential Line Driver

FST Bit Bus Switch

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

TC74LCX244F,TC74LCX244FW,TC74LCX244FT,TC74LCX244FK

74LV393 Dual 4-bit binary ripple counter

74ALVC bit dual supply translating transciever; 3-state. This device can be used as two 8-bit transceivers or one 16-bit transceiver.

MM54HC251 MM74HC251 8-Channel TRI-STATE Multiplexer

CD74HC109, CD74HCT109

74FST Bit Bus Switch

PO3B20A. High Bandwidth Potato Chip

UNISONIC TECHNOLOGIES CO., LTD

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74HC573; 74HCT573. Octal D-type transparent latch; 3-state. The 74HC573; 74HCT573 is functionally identical to:

NTE74HC165 Integrated Circuit TTL High Speed CMOS, 8 Bit Parallel In/Serial Out Shift Register

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM54HC373 MM74HC373 TRI-STATE Octal D-Type Latch

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

UNISONIC TECHNOLOGIES CO., LTD L16B45 Preliminary CMOS IC

3.3 V 64K X 16 CMOS SRAM

UNISONIC TECHNOLOGIES CO., LTD U74HC244

74HC257; 74HCT257. Quad 2-input multiplexer; 3-state

DATA SHEET. 74LVC16373A; 74LVCH16373A 16-bit D-type transparent latch with 5 V tolerant inputs/outputs; 3-state INTEGRATED CIRCUITS

MM74HC573 3-STATE Octal D-Type Latch

MM74HC244 Octal 3-STATE Buffer

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

74LCX08 Low Voltage Quad 2-Input AND Gate with 5V Tolerant Inputs

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD54HC257, CD74HC257, CD54HCT257, CD74HCT257

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

74LVC823A 9-bit D-type flip-flop with 5-volt tolerant inputs/outputs; positive-edge trigger (3-State)

74HC244; 74HCT244. Octal buffer/line driver; 3-state

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74FST Bit, 4 Port Bus Exchange Switch

Transcription:

Standard Products UT54ACTQ16374 RadHard CMOS 16-bit D Flip-Flop TTL Inputs, and Three-State Outputs Datasheet May 16, 212 www.aeroflex.com/radhard FEATURES 16 non-inverting D flip-flops with three-state outputs Guaranteed simultaneously switching noise level and dynamic threshold performance Buffered positive edge-triggered clock Separate control logic for each byte Guaranteed pin-to-pin output skew.6 m Commercial RadHard TM CMOS - Total dose: 1K rad(si) - Single Event Latchup immune - SEU Onset LET >95 MeV -cm 2 /mg High speed, low power consumption Output source/sink 24mA Standard Microcircuit Drawing 5962-6245 - QML compliant part Package: - 48-lead flatpack, 25 mil pitch (.39 x.64) DESCRIPTION The 16-bit wide UT54ACTQ16374 D flip-flop is built using Aeroflex s Commercial RadHard TM epitaxial CMOS technology and is ideal for space applications. This high-speed, low power UT54ACTQ16374 D flip-flop is designed for bus oriented applications. A buffered clock (CP) and Output Enable (OE) are common to each byte and can be shorted together for full 16-bit operation. The UT54ACTQ16374 are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers and working registers. Each flip-flop will store the state of their indivdual D inputs (In) that meet the setup and hold requirements on the low-to-high clock (CPn) transition. With the Output Enable (OEn) low, the contents of the flip-flops are available at the output. When OEn is high, the outputs go to high impedance state. Operation of OEn input does not affect the state of the D flip-flops. PIN DESCRIPTION Pin Names OEn CPn I-I15 O-O15 LOGIC SYMBOL Description Output Enable Input (Active Low) Clock Pulse Input Inputs Outputs OE1 (1) EN2 CP1 (48) C1 OE2 (24) EN4 CP2 (25) C3 (47) I (46) I1 (44) I2 (43) I3 (41) I4 (4) I5 (38) I6 (37) I7 (36) I8 (35) I9 (33) I1 (32) I11 (3) I12 (29) I13 (27) I14 (26) I15 1D 2 3D 4 (2) O (3) O1 (5) O2 (6) O3 (8) O4 (9) O5 (11) O6 (12) O7 (13) O8 (14) (16) O9 O1 (17) O11 (19) O12 (2) O13 (22) O14 (23) O15 1

PINOUTS 48-Lead Flatpack Top View OE1 O O1 V SS O2 O3 V DD O4 O5 V SS O6 O7 O8 O9 V SS O1 O11 V DD O12 O13 V SS O14 O15 OE2 1 2 3 4 5 6 7 48 47 46 45 44 43 42 8 41 9 4 1 39 11 38 12 37 13 36 14 15 16 17 18 19 2 21 22 23 24 35 34 33 CP1 I I1 V SS I2 I3 V DD I4 I5 V SS I6 I7 I8 I9 V SS I1 32 I11 31 V DD 3 I12 29 I13 28 V SS 27 I14 26 I15 25 CP2 2

FUNCTION TABLE INPUTS OUTPUT OPERATION OEn CPn In On H H L Z Hold H H H Z Hold H L Z Load H H Z Load L L L Data Available L H H Data Available L H L Qo No change in data L H H Qo No change in data 3

LOGIC DIAGRAM BYTE 1 (:7) (47) (46) (44) (43) (41) (4) (38) (37) I I1 I2 I3 I4 I5 I6 I7 (48) CP1 CP I (1) OE1 O O1 O2 O3 (2) (3) (5) (6) (8) (9) (11) (12) O4 O5 O6 O7 BYTE 2 (8:15) (36) (35) (33) (32) (3) (29) (27) (26) I8 I9 I1 I11 I12 I13 I14 I15 CP2 (25) O8 O9 O1 O11 O12 O13 O14 O15 (13) (14) (16) (17) (19) (2) (22) (23) OE2 (24) 4

RADIATION HARDNESS SPECIFICATIONS 1 PARAMETER LIMIT UNITS Total Dose 1.E5 rad(si) SEL Immune >18 MeV-cm 2 /mg SEU Onset LET >95 MeV-cm 2 /mg Neutron Fluence 2 1.E14 n/cm 2 Notes: 1. Logic will not latchup during radiation exposure within the limits defined in the table. 2. Not tested, inherent of CMOS technology. ABSOLUTE MAXIMUM RATINGS 1 SYMBOL PARAMETER LIMIT (Mil only) UNITS V I/O Voltage any pin during operation -.3 to V DD +.3 V V DD Supply voltage -.3 to 6. V T STG Storage Temperature range -65 to +15 C T J Maximum junction temperature +175 C JC Thermal resistance junction to case 2 C/W I I DC input current 1 ma P D Maximum power dissipation 31 mw Note: 1. Stresses outside the listed absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, functional operation of the device at these or any other conditions beyond limits indicated in the operational sections is not recommended. Exposure to absolute maximum rating conditions for extended periods may affect device reliability and performance. RECOMMENDED OPERATING CONDITIONS SYMBOL PARAMETER LIMIT UNITS V DD Supply voltage 4.5 to 5.5 V V IN Input voltage any pin to V DD V T C Temperature range -55 to + 125 C t INRISE t INFALL Maximum input rise or fall time (V IN transitioning between V IL (max) and V IH (min)) 2 ns 5

DC ELECTRICAL CHARACTERISTICS 1 ( -55 C < T C < +125 C) SYMBOL PARAMETER CONDITION MIN MAX UNIT V IL Low level input voltage 2 V DD from 4.5V to 5.5V.8 V V IH High level input voltage 2 V DD from 4.5V to 5.5V 2. V I IN Input leakage current 3 V DD from 4.5V to 5.5V V IN = V DD or V SS -1 1 A I OZ Three-state output leakage current V DD from 4.5V to 5.5V V IN = V DD or V SS -1 1 A I OS Short-circuit output current 4, 5 V O = V DD or V SS V DD from 4.5V to 5.5V -6 6 ma V OL1 Low-level output voltage 5 I OL = 24mA -55C, 25C I OL = 24mA +125C I OL = 1 A -55C, 25C, +125C V IN = 2V or.8v V DD = 4.5V to 5.5V V OL2 Low-level output voltage 5,6 I OL = 5mA -55C, 25C V IN = 2.V or.8v V DD = 5.5V +125C.36.5.2.8 1. V V V OH1 High-level output voltage 5 I OH = -24mA -55C, 25C I OH = -24mA +125C I OH = -1 A -55C, 25C, +125C V IN = 2V or.8v V DD = 4.5V to 5.5V V OH2 High-level output voltage 5,6 I OH = -5mA -55C, 25C V IN = 2.V or.8v V DD = 5.5V +125C V DD -.64 V DD -.8 V DD -.2 V DD -1.1 V DD -1.3 V V V IC + Positive input clamp voltage For input under test, I IN = 18mA V DD =.V V IC - Negative input clamp voltage For input under test, I IN = -18mA V DD = open.4 1.5 V -1.5 -.4 V 6

P total Power dissipation 7,6,9 C L = 2pF V DD from 4.5V to 5.5V.5 mw/ MHz I DDQ Standby Supply Current V DD V IN = V DD or V SS Pre-Rad 25 o C V DD = 5.5V OEn = V DD 1 A -55 o C to +125 o C Post-Rad 25 o C OEn = V DD OEn = V DD 16 16 I DDQ Quiescent Supply Current Delta, TTL input level For input under test V IN = V DD - 2.1V For other inputs V IN = V DD or V SS V DD = 5.5V 1.6 ma C IN Input capacitance 1 = 1MHz @ V V DD from 4.5V to 5.5V C OUT Output capacitance 1 = 1MHz @ V V DD from 4.5V to 5.5V 15 pf 15 pf V OLP Low level V SS bounce noise 11 V IN = 3.V, V IL =.V, V OLV T A =+25 o C, V DD = 5.V V OHP High level V DD bounce noise 11 See figure "Quiet Output Under V Test" OHV 11-13 V OH +12 V OH -14 mv mv mv mv Notes: 1. All specifications valid for radiation dose 1E5 rad(si) per MIL-STD-883, Method 119. 2. Functional tests are conducted in accordance with MIL-STD-883 with the following input test conditions: V IH = V IH (min) + 2%, - %; V IL = V IL (max) + %, - 5%, as specified herein, for TTL, CMOS, or Schmitt compatible inputs. Devices may be tested using any input voltage within the above specified range, but are guaranteed to V IH (min) and V IL (max). 3. Not more than one output may be shorted at a time for maximum duration of one second. 4. Supplied as a design limit, but not guaranteed or tested. 5. Per MIL-PRF-38535, for current density 5.E5 amps/cm 2, the maximum product of load capacitance (per output buffer) times frequency should not exceed 3,765 pf-mhz. 6. Transmission driving tests are performed at V DD = 5.5V, only one output loaded at a time with a duration not to exceed 2ms. The test is guaranteed, if not tested, for V IN =V IH minimum or V IL maximum. 7. Guaranteed by characterization. 8. Power does not include power contribution of any CMOS output sink current. 9. Power dissipation specified per switching output. 1.Capacitance measured for initial qualification and when design changes may affect the value. Capacitance is measured between the designated terminal and V SS at frequency of 1MHz and a signal amplitude of 5mV rms maximum. 11. This test is for qualification only. V SS and V DD bounce tests are performed on a non-switching (quiescent) output and are used to measure the magnitude of induced noise caused by other simultaneously switching outputs. The test is performed on a low noise bench test fixture.

AC ELECTRICAL CHARACTERISTICS 1 (V DD = 5V 1%, -55 C < T C < +125 C) SYMBOL PARAMETER MIN MAX UNIT t PLH Propagation delay CPn to On 2 1 ns t PHL Propagation delay CPn to On 2 1 ns t PZL Output enable time OEn to On 2 9. ns t PZH Output enable time OEn to On 2 9. ns t PLZ Output disable time OEn to On high impedance 2 9. ns t PHZ Output disable time OEn to On high impedance 2 9. ns t 2 FMAX Maximum clock frequency 1 MHz t S Setup time high or low In to CPn 1.5 ns t H Hold time high or low In from CPn.5 ns t W Clock pulse, high or low CPn 5. ns 3 t SKEW Output-to-output skew 1.25 ns 3 t DSKEW Differential skew between outputs 1.5 ns t DSKEWPP 3,5 Part-to-part output skew between outputs on multiple devices under identical system conditions. 5 ps Notes: 1. All specifications valid for radiation dose 1E5 rad(si) per MIL-STD-883, Method 119. 2. Verified by functional testing. 3. Output skew is defined as a comparison of any two output transitions high-to-low vs. high-to-low and low-to-high vs low-to-high. 4. Differential skew is defined as a comparison of any two output transitions high-to-low vs. low-to-high and low-to-high vs high-to low. 5. Guaranteed by characterization, but not tested. Test Load or Equivalent 1 V DD V DD 1 4pF 1 Notes 1. Equivalent test circuit means that DUT performance will be correlated and remain guaranteed to the applicable test circuit, above, whenever a test platform change necessitates a deviation from the applicable test circuit. 8

Propagation Delay CPn 3.V 1.5V V Output t PLH t PHL VOH V DD /2 V OL Enable Disable Times OEn 5V Output Normally Low 5V Output Normally High t PZL t PZH V DD/2 -.2 V DD/2 +.2 t PLZ t PHZ.2V DD +.2V.8V DD -.2V 3.V 1.5V V V DD /2.2V DD.8V DD V DD /2 Bounce Noise Active Outputs V OH V OL Quiet Outputs Under Test V OLP V OHP V OL V OH V OLV V OHV

Setup and Hold Measurements Data Input 3.V 1.5V.V CPn Input t S t H 3.V 1.5V.V t W

PACKAGE NOTE: 1. Seal ring is connected to V SS. 2. Units are in inches. 3. All exposed metalized areas must be gold plated 1 to 225 microinches thick. Dyer electroplated nickel undercoating 1 to 35 microinches per MIL-PRF-38535. Figure 1. 48-Lead Flatpack

ORDERING INFORMATION UT54ACTQ16374: SMD 5962 R 6245 ** * * * Lead Finish: (NOTES 1 & 2) (C) = Gold (A) = Hot solder dip (X) = Factory option (gold or solder) Case Outline: (X) = 48 lead BB FP Class Designator: (Q) = Class Q (V) = Class V Device Type (1) = 16-bit D Flip-Flop (4.5V - 5.5V) Drawing Number: 6245 Total Dose: (NOTE 3) (R) = 1E5 rad(si) Federal Stock Class Designator: No options Notes: 1. Lead finish (A,C, or X) must be specified. 2. If an X is specified when ordering, part marking will match the lead finish and will be either A (solder) or C (gold). 3.Total dose radiation must be specified when ordering. QML Q not available without radiation hardening.

UT54ACTQ16374 UT54 **** ***** * * * Lead Finish: (NOTES 1 & 2) (A) = Hot solder dip (C) = Gold (X) = Factory option (gold or solder) Screening: (NOTES 3 & 4) (C) = Mil Temp (P) = Prototype Package Type: (U) = 48-lead BB FP Part Number:16374 (16374) = 16-bit D Flip-Flop I/O Type: (ACTQ)= TTL compatible I/O Level Aeroflex Core Part Number Notes: 1. Lead finish (A, C, or X) must be specified. 2. If an X is specified when ordering, then the part marking will match the lead finish and will be either A (solder) or C (gold). 3. Prototype flow per Aeroflex Manufacturing Flows Document. Tested at 25 C only. Lead finish is Gold "C" only. Radiation neither tested nor guaranteed. 4. Military Temperature Range flow per Aeroflex Manufacturing Flows Document. Devices are tested at -55 C, room temp, and 125 C. Radiation neither tested nor guaranteed. 13

Aeroflex Colorado Springs - Datasheet Definition Advanced Datasheet - Product In Development Preliminary Datasheet - Shipping Prototype Datasheet - Shipping QML & Reduced Hi-Rel COLORADO Toll Free: 8-645-8862 Fax: 719-594-8468 SE AND MID-ATLANTIC Tel: 321-951-4164 Fax: 321-951-4254 INTERNATIONAL Tel: 85-778-9229 Fax: 85-778-198 WEST COAST Tel: 949-362-226 Fax: 949-362-2266 NORTHEAST Tel: 63-888-3975 Fax: 63-888-4585 CENTRAL Tel: 719-594-817 Fax: 719-594-8468 www.aeroflex.com info-ams@aeroflex.com Aeroflex Colorado Springs, Inc., reserves the right to make changes to any products and services herein at any time without notice. Consult Aeroflex or an authorized sales representative to verify that the information in this data sheet is current before using this product. Aeroflex does not assume any responsibility or liability arising out of the application or use of any product or service described herein, except as expressly agreed to in writing by Aeroflex; nor does the purchase, lease, or use of a product or service from Aeroflex convey a license under any patent rights, copyrights, trademark rights, or any other of the intellectual rights of Aeroflex or of third parties. Our passion for performance is defined by three attributes represented by these three icons: solution-minded, performance-driven and customer-focused 14