i.mx 6 Temperature Sensor Module

Similar documents
Using the Xtrinsic FXLS8471Q Accelerometer Vector-Magnitude Function

Low Pressure Sensor Amplified Analog Output SM6295-BCM-S

200 kpa On-Chip Temperature Compensated Silicon Pressure Sensors

OEM Silicon Pressure Die

SM98A Harsh Media Backside Absolute Pressure Series

Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air)

Intel Stratix 10 Thermal Modeling and Management

Small, Gauge Pressure Sensor

Small Gage Pressure Sensor

AN5018. Basic Kalman Filter Theory. Document information. This document derives the standard Kalman filter equations.

Small Absolute Pressure Sensor

AN3002 Thermocouple measurement

Power Resistor Thick Film Technology

Temperature Compensation for MEAS Pressure Sensors

Medium Pressure Sensor Analog Output

Recovering MC56F8300 Family Devices from Extreme RFI

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

Power Resistors for Mounting Onto a Heatsink Thick Film Technology

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

PDM6UT20V08E N-Channel and P-Channel,20V,Small signal MOSFET

1PMT5920B Series. 3.2 Watt Plastic Surface Mount POWERMITE Package PLASTIC SURFACE MOUNT 3.2 WATT ZENER DIODES VOLTS

AN2970 Application note

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PPM3T60V2 P-Channel MOSFET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. PMEM4010ND NPN transistor/schottky diode module DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Oct 28.

30 W Power Resistor Thick Film Technology

50 W Power Resistor, Thick Film Technology, TO-220

DISCRETE SEMICONDUCTORS DATA SHEET. ok, halfpage M3D302. PMEM4020ND NPN transistor/schottky-diode module. Product data sheet 2003 Nov 10

Surface Mount Power Resistor Thick Film Technology

SMD Aluminum Solid Capacitors with Conductive Polymer

TEST METHOD FOR STILL- AND FORCED-AIR JUNCTION-TO- AMBIENT THERMAL RESISTANCE MEASUREMENTS OF INTEGRATED CIRCUIT PACKAGES

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

N-channel TrenchMOS logic level FET

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

N-channel TrenchMOS logic level FET

74HC280; 74HCT bit odd/even parity generator/checker

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

MMBD1201 / MMBD1202 / MMBD1203 / MMBD1204 / MMBD1205 Small Signal Diodes

V N (8) V N (7) V N (6) GND (5)

Low-power dual Schmitt trigger inverter

150 V, 2 A NPN high-voltage low V CEsat (BISS) transistor

4-bit magnitude comparator

The 74LVC1G02 provides the single 2-input NOR function.

BSS84 P-Channel Enhancement Mode Field-Effect Transistor

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

RF Power Feed-Through Capacitors with Conductor Rod, Class 1 Ceramic

DATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

RF Power Feed-Through Capacitors with Conductor Rod, Class 1 Ceramic

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

MC1403, B. Low Voltage Reference PRECISION LOW VOLTAGE REFERENCE

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHB108NQ03LT. N-channel TrenchMOS logic level FET

5 mm Square Surface Mount Miniature Trimmers Multi-Turn Cermet Sealed

BAT54XV2 Schottky Barrier Diode

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

Power Resistor for Mounting onto a Heatsink Thick Film Technology

Solid Tantalum SMD Capacitors TANTAMOUNT, Hi-Rel COTS, Low ESR, Metal Case

NPN/PNP transistor pair connected as push-pull driver in a SOT457 (SC-74) Surface-Mounted Device (SMD) plastic package.

Passivated ultra sensitive gate thyristor in a SOT54 plastic package. Earth leakage circuit breakers or Ground Fault Circuit Interrupters (GFCI)

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

Power Resistor Thick Film Technology

IntraSense TM Series 1-French Wire-Connected Pressure Sensor SMI-1A AAUU

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

Battery Disconnect Switch

DATA SHEET. BC817DPN NPN/PNP general purpose transistor DISCRETE SEMICONDUCTORS. Product data sheet Supersedes data of 2002 Aug 09.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

PC Card (PCMCIA) Interface Switch

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

2-input EXCLUSIVE-OR gate

NL17SV16. Ultra-Low Voltage Buffer

2N7002DW N-Channel Enhancement Mode Field Effect Transistor

onlinecomponents.com

Calibrating an ecompass in the Presence of Hard and Soft-Iron Interference by: Talat Ozyagcilar Applications Engineer

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

MUR405, MUR410, MUR415, MUR420, MUR440, MUR460

FPF1007-FPF1009 IntelliMAX Advanced Load Products

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

NL17SH02. Single 2-Input NOR Gate

Power Resistors, for Mounting onto a Heatsink Thick Film Technology

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

INTEGRATED CIRCUITS. PCK2002P 533 MHz PCI-X clock buffer. Product data Supersedes data of 2001 May Dec 13. Philips Semiconductors

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

PHP110NQ08T. N-channel TrenchMOS standard level FET

Hex inverting Schmitt trigger with 5 V tolerant input

TrenchMOS ultra low level FET

The 74LV08 provides a quad 2-input AND function.

NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter

Silicon N-channel dual gate MOS-FET IMPORTANT NOTICE. use

Transcription:

NXP Semiconductors Document Number: AN5215 Application Note Rev. 1, 03/2017 i.mx 6 Temperature Sensor Module 1. Introduction All the i.mx6 series application processors use the same temperature sensor module (TempMon). The TempMon implements a temperature sensor conversion function based on a temperature dependent voltage to time conversion. The main purpose of the TempMon is to guard the processor against overheating. The module features an alarm function that can raise an interrupt signal if the temperature exceeds a certain threshold. Software can use this module to monitor the on-die temperature and take appropriate actions such as throttling back the core frequency when a temperature interrupt is set. This document describes the various calibration procedures used and their associated accuracy. The software implementation of the recommended calibration equation is also discussed. Contents 1. Introduction 1 2. Calibration 2 2.1. Original TempMon equation... 2 2.2. Issues with two point calibration... 3 2.3. Single point calibration... 3 3. Accuracy 5 3.1. Accuracy study... 5 3.2. Updated equation... 5 3.3. Accuracy results... 6 Appendix A. Software Revision History 7 Appendix B. Die Heating and Process Variation 8 B.1. Die heating... 8 B.2. Die process variation... 8 Appendix C. Best Practices for Thermal Measurements 10 Appendix D. References 11 Appendix E. Revision History 11 2017 NXP B.V.

Calibration 2. Calibration Process variations cause each die to be manufactured slightly different. These variations must be compensated to avoid affecting the accuracy of the TempMon. The circuit contains a timer and a capacitor that converts a temperature dependent analog voltage from a diode into a digital code based on the ramp speed of the capacitor. Process variation causes this ramp speed to vary across the process corners. Each device needs to be calibrated to remove this process variation effect. The following sections describe the calibration method in details. 2.1. Original TempMon equation The output of the TempMon is a temperature code typically ranging from 1,200 to 1,500. Each code corresponds to an exact temperature for a particular device and is linear in response to temperature changes. The key to calibration is identifying the slope of the line, so a linear equation can be used to convert temperature codes into temperatures. Figure 1. Original TempMon equation The most basic way to calculate a slope is to compare two distinct points on the line. The slope is given by the difference in the temperature codes divided by the difference in the temperatures. This slope and a point can then be used in a linear equation to derive the above temperature calculation. This method, known as Two Point Calibration, was originally used to determine the slope and calculate the temperature as documented in Freescale s reference manual. 2 NXP Semiconductors

Calibration The calibration points are measured during the ATE manufacturing testing, and are programmed in the fuse registers defined below. Table 1. Fuse registers Fuse offset Fuse name Fuse bits description 0x4E0[31:0] Analog_temp_sense[31:0] Bits 31-20 Room Count: The room temperature from the sensor. Bits 19-8 Hot Count: The hot temperature from the sensor. Bits 7-0 Hot Temp: The hot test temperature from the test program. Each LSB represents 1C. 2.2. Issues with two point calibration This original method requires that two codes are measured at two different temperatures and fused into the device for calibration. After the production ramp for the i.mx 6 family started, this method resulted in inaccurate temperature readings from the TempMon. The following issues arose: a) In a manufacturing environment, exact temperature references do not exist. Each piece of equipment has a set tolerance. Additionally each device has different power consumption leading to varied self heating. Both of these items make it impossible to have a set reference temperature and are sources of error. b) The hot calibration point and the room temperature calibration point are not taken with the same equipment. The room temperature calibration point is taken at wafer probe. The wafer is on a large metal chuck used to stabilize the temperature. The hot calibration point is taken at final test with an individual die assembled into a package. Final test uses air cooled/heated mechanical handlers to set the reference temperatures. The difference in heating/cooling methods can cause error. c) Two calibration points double the sources of error. Even if two points could have been taken with the same equipment, the equipment and device tolerance as described in a) is present any time a measurement is taken. Error can be added at each step. 2.3. Single point calibration In 2013, Freescale published a new temp sense equation based on a single calibration point. The chosen single point is at wafer probe, which is shown to have better thermal control. While this does not eliminate every source of error described in Section 2.2, it minimizes the error as much as possible for the given manufacturing environment. Using this method the temperature equation is changed to the one below. Figure 2. Temperature equation NXP Semiconductors 3

Calibration The slope is calculated using a formula derived from empirical data. Analysis shows that the slope of every device is linearly related to the value of the temperature code at room temperature. Figure 3. Relationship of the slope and room temperature 4 NXP Semiconductors

Accuracy 3. Accuracy After the i.mx 6 Family produced in high volumes for a statistically relevant duration, the TempMon equation was revisited to check for accuracy. 3.1. Accuracy study A sample of parts taken across the process distribution and across the family of i.mx 6 devices was used for the accuracy study. The measurements were taken in a thermally controlled chamber at steady state to ensure an exact calibration (See Appendix B for best measurement techniques). A thermocouple was placed on the top of each device to measure the exact temperature of each device in steady state. The devices are only powered on to take a measurement from the TempMon module to limit self heating. Each device was manually calibrated across multiple temperatures to determine the exact slope to use in the linear TempMon equation. The codes of the points tested were then put into the TempMon equation from 2.3 and compared against the measured temperature. 3.2. Updated equation The results show that a slight change to the slope equation is necessary, and an additional offset term needs to be added to the equation. In 2015, Freescale released the following changes to the TempMon equation. Where Offset = 3.580661 N1 = Room Count (Bits 31-20 of the analog_temp_sense efuse register) C NXP Semiconductors 5

Accuracy 3.3. Accuracy results The following table represents the results of the accuracy study after the equation updates are applied. Table 2. Accuracy results Temperature ( C ) Estimated accuracy 1 0 +/-6.31 25 +/-4.72 105 +/-4.61 125 +/-5.84 1 The Estimated accuracy is the calculated value at +/- 3 standard deviations of the population. It is worth noting that the TempMon circuit is most accurate at the highest temperature range. This is consistent with the intent of the design of the module. As stated earlier, the empmon s main purpose is to protect the device when temperatures exceeds a specified threshold. The converter has a granularity of roughly 2 codes per degree Celsius. 6 NXP Semiconductors

Accuracy Appendix A. Software Revision History The Freescale Linux BSP has a thermal driver that implements the TempMon equation along with the associated thermal trip points (drivers/thermal/imx_thermal.c). The software thermal driver uses the TempMon module to monitor the on-die temperature and take appropriate actions such as throttling back the core frequency when a temperature interrupt (thermal trip point) is set. Customers can adapt the thermal trip points to suit their application as long as they ensure that the device T j max specifications are not exceeded. Freescale does not recommend modifying the TempMon equation implemented in software as it can lead to incorrect functionality of the thermal driver. The following list contains the software releases containing updates to the TempMon equation. Original release up to imx_3.0.35_12.12.01 - two point calibration o Not recommended due to accuracy concerns imx_3.0.35_2.1.0 2013 version of the one point calibration equation o Not recommended due to accuracy concerns imx_3.14.38_6ul_ga 2015 latest version of the one point calibration equation o MLK-10828 thermal: imx: update the temperature calibration data for i.mx 6 o LINK: http://git.freescale.com/git/cgit.cgi/imx/linux-2.6- imx.git/commit/?h=imx_3.14.38_6ul_ga&id=c93424a3926c908d811235871cc419c7bfad9b4f NXP Semiconductors 7

Accuracy Appendix B. Die Heating and Process Variation Usually, two parts running the same code on the same board in the same environment run at different temperatures. The following two sections describe how this is possible and why it should be expected. B.1. Die heating When a system is at steady-state and no voltage is applied to the device, all temperatures are maintained at the same value; e.g., the die temperature is equal to the ambient temperature. When the voltage is applied, the die starts generating heat, increasing the junction, case temperatures, and attached heat sinks or spreaders. The die is the hottest component in the system as it generates heat. The package lid, attached heat spreader, or heat sink has a lower T case temperature based on the thermal resistance of the junction. When measuring T case, it always has a lower temperature than T junction unless no voltage is applied to the device. Figure 4. Die heating B.2. Die process variation Variations in die-to-die processing results in devices with a range of power consumptions. These variations cause two individual parts that are manufactured identically behave differently. Comparing the upper and lower extremes of the top histogram in Figure 5, devices can be up to 2 W different. Using a thermal resistance of 12 degrees Celsius per Watt, there is a difference of up to 24 C, as shown on the bottom histogram in Figure 5. 8 NXP Semiconductors

Accuracy When using temperature measurements to judge a process, circuit, or software change, a distribution of parts should be used. Looking at two parts may show vast differences, or may show no differences depending on the two devices selected. A distribution of devices always shows the true effect of the change. Figure 5. Histogram of total power and temperature offset NXP Semiconductors 9

Best Practices for Thermal Measurements Appendix C. Best Practices for Thermal Measurements The leading causes for temperature measurement error are: not enough soak time, non-controlled ambient environment, and measuring when the system is in a changing state. A controlled environment is the key to a valid thermal measurement. Variations in the ambient temperature can induce error and confuse any temperature reading the measured device reports. A steady-state environment is also imperative. If the device s workload is variable, it can cause cyclical localized heating and cooling events. During this cycle, it is nearly impossible to determine what the device is doing when the temperature measurement is taken; making that measurement non-repeatable. Determining that the device is in steady state can be done by adding more soak time and monitoring the thermocouple on the device. Only when the reading is stable over time has steady-state been achieved. Number Table 3. Thermal measurement technique Thermal measurement technique 1 Always use a temperature controlled ambient environment. 2 Use thermocouples to ensure that the chamber temperature reflects the setpoint. 3 Use ample soak time. A thermocouple on the device measured should indicate how much soak time is enough. 4 Measure in Steady-State events when possible. 10 NXP Semiconductors

Revision History Appendix D. References i.mx 6 Series Thermal Management Guidelines (AN4579) http://cache.freescale.com/files/32bit/doc/app_note/an4579.pdf imx 6 Reference Manuals, Chapter Temperature Monitor (TEMPMON) Appendix E. Revision History Table 4. Revision history Revision number Date Substantive changes 0 02/2016 Initial release 1 03/2017 Updated the original TempMon equation in Figure 1. NXP Semiconductors 11

How to Reach Us: Home Page: nxp.com Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein. NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Typical parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including typicals, must be validated for each customer application by customer s technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/salestermsandconditions. NXP, the NXP logo, Freescale, and the Freescale logo are trademarks of NXP B.V. All other product or service names are the property of their respective owners. All rights reserved. 2017 NXP B.V. Document Number: AN5215 Rev. 1 03/2017