74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

Similar documents
74LVX273 Low Voltage Octal D-Type Flip-Flop

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

74VHC273 Octal D-Type Flip-Flop

74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset

74VHC74 Dual D-Type Flip-Flop with Preset and Clear


74VHCT373A Octal D-Type Latch with 3-STATE Outputs

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

74AC153 74ACT153 Dual 4-Input Multiplexer

74VHC373 Octal D-Type Latch with 3-STATE Outputs

74VHC573 Octal D-Type Latch with 3-STATE Outputs

74VHC125 Quad Buffer with 3-STATE Outputs

74AC169 4-Stage Synchronous Bidirectional Counter

74VHC393 Dual 4-Bit Binary Counter

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

74VHC138 3-to-8 Decoder/Demultiplexer

74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74FR74 74FR1074 Dual D-Type Flip-Flop

74VHC00 Quad 2-Input NAND Gate

MM74HC175 Quad D-Type Flip-Flop With Clear

74F174 Hex D-Type Flip-Flop with Master Reset

74VHC00 Quad 2-Input NAND Gate

74ACT825 8-Bit D-Type Flip-Flop

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

74LVX573 Low Voltage Octal Latch with TRI-STATE Outputs

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

74F175 Quad D-Type Flip-Flop

74AC08 74ACT08 Quad 2-Input AND Gate

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

MM74HC139 Dual 2-To-4 Line Decoder

74LCX760 Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Open Drain Outputs

MM74HC00 Quad 2-Input NAND Gate

74VHC123A Dual Retriggerable Monostable Multivibrator

MM74HCT08 Quad 2-Input AND Gate

74F Bit D-Type Flip-Flop

74F379 Quad Parallel Register with Enable

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

MM74HC08 Quad 2-Input AND Gate

74F109 Dual JK Positive Edge-Triggered Flip-Flop

MM74HC374 3-STATE Octal D-Type Flip-Flop

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

MM74HC32 Quad 2-Input OR Gate

74F269 8-Bit Bidirectional Binary Counter

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74F579 8-Bit Bidirectional Binary Counter with 3-STATE Outputs

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

74F194 4-Bit Bidirectional Universal Shift Register

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

MM74HC138 3-to-8 Line Decoder

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74C175 Quad D-Type Flip-Flop

MM74HCT138 3-to-8 Line Decoder

74FR244 Octal Buffer/Line Driver with 3-STATE Outputs

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

CD4013BC Dual D-Type Flip-Flop

MM74HC244 Octal 3-STATE Buffer

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

74LCXH Low Voltage 16-Bit D-Type Flip-Flop with Bushold and 26Ω Series Resistors in Outputs

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC154 4-to-16 Line Decoder

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop


MM74HC573 3-STATE Octal D-Type Latch

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

CD4024BC 7-Stage Ripple Carry Binary Counter

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC373 3-STATE Octal D-Type Latch

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

MM74HC373 3-STATE Octal D-Type Latch

DM74LS02 Quad 2-Input NOR Gate


MM74HC175 Quad D-Type Flip-Flop With Clear

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

74F153 Dual 4-Input Multiplexer

DM7404 Hex Inverting Gates

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

74F Bit Random Access Memory with 3-STATE Outputs

74F30 8-Input NAND Gate

DM74LS08 Quad 2-Input AND Gates

CD4028BC BCD-to-Decimal Decoder

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

MM82C19 16-Line to 1-Line Multiplexer

CD4021BC 8-Stage Static Shift Register

GTLP16T Bit LVTTL/GTLP Universal Bus Transceiver with High Drive GTLP and Individual Byte Controls

NC7SZ374 TinyLogic UHS D-Type Flip-Flop with 3-STATE Output

MM74C93 4-Bit Binary Counter

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

Excellent Integrated System Limited

Transcription:

May 1993 Revised October 2003 74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset General Description The LVX174 is a high-speed hex D flip-flop. The device is used primarily as a 6-bit edge-triggered storage register. The information on the D inputs is traferred to storage during the LOW-to-HIGH clock traition. The device has a Master Reset to simultaneously clear all flip-flops. Ordering Code: Features Input voltage level tralation from 5V to 3V Ideal for low power/low noise 3.3V applicatio Guaranteed simultaneous switching noise level and dynamic threshold performance Order Number Package Number Package Description 74LVX174M M16A 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow 74LVX174SJ M16D 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide 74LVX174MTC MTC16 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Devices also available in Tape and Reel. Specify by appending the suffix letter X to the ordering code. Logic Symbols Connection Diagram 74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset IEEE/IEC Pin Descriptio Pin Names D 0 D 5 CP MR Q 0 Q 5 Description Data Inputs Clock Pulse Input Master Reset Input Outputs 2003 Fairchild Semiconductor Corporation DS011607 www.fairchildsemi.com

74LVX174 Truth Table H = HIGH Voltage Level L = LOW Voltage Level X = Immaterial = LOW-to-HIGH Traition Logic Diagram Inputs Outputs Operating Mode MR CP D n Q n Reset (Clear) L X X L Load 1 H H H Load 0 H L L www.fairchildsemi.com 2

Absolute Maximum Ratings(Note 1) Supply Voltage (V CC ) 0.5V to +7.0V DC Input Diode Current (I IK ) V I = 0.5V 20 ma DC Input Voltage (V I ) 0.5V to 7V DC Output Diode Current (I OK ) V O = 0.5V 20 ma V O = V CC + 0.5V +20 ma DC Output Voltage (V O ) 0.5V to V CC + 0.5V DC Output Source or Sink Current (I O ) ±25 ma DC V CC or Ground Current (I CC or I GND ) ±50 ma Storage Temperature (T STG ) 65 C to +150 C Power Dissipation (P D ) 180 mw Recommended Operating Conditio (Note 2) Supply Voltage (V CC ) 2.0V to 3.6V Input Voltage (V I ) 0V to 5.5V Output Voltage (V O ) 0V to V CC Operating Temperature (T A ) 40 C to +85 C Input Rise and Fall Time ( t/ V) 0 /V to 100 /V Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditio table will define the conditio for actual device operation. Note 2: Unused inputs must be held HIGH or LOW. They may not float. 74LVX174 DC Electrical Characteristics Symbol Parameter V CC T A = +25 C T A = 40 C to +85 C Units Conditio Min Typ Max Min Max V IH HIGH Level 2.0 1.5 1.5 Input Voltage 3.0 2.0 2.0 V 3.6 2.4 2.4 V IL LOW Level 2.0 0.5 0.5 Input Voltage 3.0 0.8 0.8 V 3.6 0.8 0.8 V OH HIGH Level 2.0 1.9 2.0 1.9 V IN = V IL or V IH I OH = 50 µa Output Voltage 3.0 2.9 3.0 2.9 V I OH = 50 µa 3.0 2.58 2.48 I OH = 4 ma V OL LOW Level 2.0 0.0 0.1 0.1 V IN = V IL or V IH I OL = 50 µa Output Voltage 3.0 0.0 0.1 0.1 V I OL = 50 µa 3.0 0.36 0.44 I OL = 4 ma I IN Input Leakage Current 3.6 ±0.1 ±1.0 µa V IN = 5.5V or GND I CC Quiescent Supply Current 3.6 4.0 40.0 µa V IN = V CC or GND Noise Characteristics (Note 3) Symbol Parameter V CC T A = 25 C Units C L (pf) (V) Typ Limit V OLP Quiet Output Maximum Dynamic V OL 3.3 0.3 0.5 V 50 V OLV Quiet Output Minimum Dynamic V OL 3.3 0.3 0.5 V 50 V IHD Minimum HIGH Level Dynamic Input Voltage 3.3 2.0 V 50 V ILD Maximum LOW Level Dynamic Input Voltage 3.3 0.8 V 50 Note 3: (Input t r = t f = 3 ) 3 www.fairchildsemi.com

74LVX174 AC Electrical Characteristics Symbol Parameter V CC T A = +25 C T A = 40 C to +85 C Units CL (pf) (V) Min Typ Max Min Max t PLH Propagation 2.7 7.6 14.5 1.0 17.5 15 t PHL Delay Time 10.1 18.0 1.0 21.0 50 CP to Q n 3.3 ± 0.3 5.9 9.3 1.0 11.0 15 8.4 12.8 1.0 14.5 50 t PHL Propagation Delay 2.7 7.9 15.0 1.0 18.5 15 MR to Q n 10.4 18.5 1.0 22.0 50 3.3 ± 0.3 6.2 9.7 1.0 11.5 15 8.7 13.2 1.0 15.0 50 t S Setup Time 2.7 7.5 8.5 D n to CP 3.3 ± 0.3 5.0 6.0 t H Hold Time 2.7 0 0 D n to CP 3.3 ± 0.3 0 0 t REC Removal Time 2.7 4.5 4.5 MR to CP 3.3 ± 0.3 3.0 3.0 t W Clock Pulse 2.7 6.5 7.5 Width 3.3 ± 0.3 5.0 5.0 t W MR Pulse 2.7 6.5 7.5 Width 3.3 ± 0.3 5.0 5.0 f MAX Maximum Clock 2.7 65 130 55 15 Frequency 45 60 40 50 MHz 3.3 ± 0.3 115 180 95 15 65 95 55 50 t OSLH Output to Output 2.7 1.5 1.5 50 t OSHL Skew (Note 4) 3.3 1.5 1.5 Note 4: Parameter guaranteed by design. t OSLH = t PLHm t PLHn, t OSHL = t PHLm t PHLn Capacitance T A = +25 C T A = 40 C to +85 C Symbol Parameter Units Min Typ Max Min Max C IN Input Capacitance 4 10 10 pf C PD Power Dissipation Capacitance (Note 5) 29 pf Note 5: C PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current coumption without load. www.fairchildsemi.com 4

Physical Dimeio inches (millimeters) unless otherwise noted 74LVX174 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A 5 www.fairchildsemi.com

74LVX174 Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M16D www.fairchildsemi.com 6

Physical Dimeio inches (millimeters) unless otherwise noted (Continued) 74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset 16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16 Fairchild does not assume any respoibility for use of any circuitry described, no circuit patent licees are implied and Fairchild reserves the right at any time without notice to change said circuitry and specificatio. LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with itructio for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com 7 www.fairchildsemi.com