Electrical Properties of Ti/Au/SiO,/InP Structures

Similar documents
Fabrication and Characterization of Al/Al2O3/p-Si MOS Capacitors

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

EECS130 Integrated Circuit Devices

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

ECE 340 Lecture 39 : MOS Capacitor II

Classification of Solids

6.012 Electronic Devices and Circuits

Metal Semiconductor Contacts

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors. Fabrication of semiconductor sensor

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

Department of Electrical and Computer Engineering, Cornell University. ECE 3150: Microelectronics. Spring Due on March 01, 2018 at 7:00 PM

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000

an introduction to Semiconductor Devices

Traps in MOCVD n-gan Studied by Deep Level Transient Spectroscopy and Minority Carrier Transient Spectroscopy

Electrical measurements of voltage stressed Al 2 O 3 /GaAs MOSFET

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Lecture 2. Introduction to semiconductors Structures and characteristics in semiconductors

EE 5344 Introduction to MEMS CHAPTER 5 Radiation Sensors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Appendix 1: List of symbols

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

Semiconductor Physics fall 2012 problems

Lecture 5 Junction characterisation

Long Channel MOS Transistors

Schottky Rectifiers Zheng Yang (ERF 3017,

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Lecture 9: Metal-semiconductor junctions

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture 04 Review of MOSFET

Semiconductor Physical Electronics

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR

Session 6: Solid State Physics. Diode

The pn junction. [Fonstad, Ghione]

MOS CAPACITOR AND MOSFET

Lecture 22 Field-Effect Devices: The MOS Capacitor

MOSFET: Introduction

Lecture 12: MOS Capacitors, transistors. Context

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Modified Mott-Schottky Analysis of Nanocrystal Solar Cells

Energy position of the active near-interface traps in metal oxide semiconductor field-effect transistors on 4H SiC

Conductivity and Semi-Conductors

Theory of Electrical Characterization of Semiconductors

Modelling of Diamond Devices with TCAD Tools

MENA9510 characterization course: Capacitance-voltage (CV) measurements

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Semiconductor Detectors

Effects of Antimony Near SiO 2 /SiC Interfaces

Chapter 7. The pn Junction

Large Storage Window in a-sinx/nc-si/a-sinx Sandwiched Structure

Effective masses in semiconductors

Section 12: Intro to Devices

Size-dependent Metal-insulator Transition Random Materials Crystalline & Amorphous Purely Electronic Switching

An interfacial investigation of high-dielectric constant material hafnium oxide on Si substrate B

Section 12: Intro to Devices

OPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626

Metal-oxide-semiconductor field effect transistors (2 lectures)

Objective and Outline. Acknowledgement. Objective: Power Components. Outline: 1) Acknowledgements. Section 4: Power Components

SUPPLEMENTARY INFORMATION

Thermal and Electrical Breakdown Versus Reliability of Ta2O5 under Both Bipolar Biasing Conditions

Schottky diodes. JFETs - MESFETs - MODFETs

KATIHAL FİZİĞİ MNT-510

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

EE 3329 Electronic Devices Syllabus ( Extended Play )

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

Sample Exam # 2 ECEN 3320 Fall 2013 Semiconductor Devices October 28, 2013 Due November 4, 2013

Electrical Characterization with SPM Application Modules

MOS Capacitors ECE 2204

Sheng S. Li. Semiconductor Physical Electronics. Second Edition. With 230 Figures. 4) Springer

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

Semiconductor Devices

GaN based transistors

Semiconductor Physics Problems 2015

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

8. Schottky contacts / JFETs

Photovoltage phenomena in nanoscaled materials. Thomas Dittrich Hahn-Meitner-Institute Berlin

Chap. 11 Semiconductor Diodes

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Electronic Devices & Circuits

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Chenming Hu.

Supplementary Information

EECS130 Integrated Circuit Devices

Quantitative Scanning Capacitance Spectroscopy on GaAs and InAs Quantum Dots

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Solid State Device Fundamentals

Memories Bipolar Transistors

Semiconductor Memories

16EC401 BASIC ELECTRONIC DEVICES UNIT I PN JUNCTION DIODE. Energy Band Diagram of Conductor, Insulator and Semiconductor:

X-ray induced radiation damage in segmented p + n silicon sensors

A New High Voltage 4H-SiC Lateral Dual Sidewall Schottky (LDSS) Rectifier: Theoretical Investigation and Analysis

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Spring Semester 2012 Final Exam

Supporting Information

PHYSICS 2005 (Delhi) Q3. The power factor of an A.C. circuit is 0.5. What will be the phase difference between voltage and current in this circuit?

CVD-3 LFSIN SiN x Process

6.152J / 3.155J Spring 05 Lecture 08-- IC Lab Testing. IC Lab Testing. Outline. Structures to be Characterized. Sheet Resistance, N-square Resistor

Transcription:

M. PATEL and N. M. RAVNDRA: Electrical Properties of Ti/Au/SiO,/nP 567 phys. stat. sol. (a) 134, 567 (1992) Subject classification: 73.40; 85; S7.11 Microelectronics Research Center, New Jersey nstitute of Technology, Newark ') Electrical Properties of Ti/Au/SiO,/nP Structures BY M. PATEL and N. M. RAVNDRA Experimental studies of the electrical properties of Ti/Au/SiO,/nP structures are presented here. The metal insulator-semiconductor (MS) capacitors were fabricated with oxide thicknesses of 195, 420, and 610 nm, respectively, on n-type np substrates, using rapid thermal chemical vapor deposition JRTCVD) techniques. The characterization techniques employed in these experiments were high frequency capacitance-voltage (C- V) and current-voltage (- U). The electrical parameters obtained from the C-U and -U measurements are discussed. Es werden experimentelle Untersuchungen der elektrischen Eigenschaften von Ti/Au/SiO,/nP- Strukturen mitgeteilt. Die MS-Kondensatoren mit Oxyddicken von 195,420 und 610 nm werden auf n-np-substraten mittels der RTCVD-Technik hergestellt. Zur Charakterisierung der Strukturen werden Hochfrequenz-C- U- und - U-Messungen durchgefiihrt. Die aus diesen Kurven erhaltenen elektrischen Parameter werden diskutiert. 1. ntroduction At the present time, among the LV compound semiconductors, GaAs and np have taken the position of being the most technologically important materials. The technological importance of np comes about because of its use in electronic and photonic devices such as solar cells, laser diodes, photo detectors, high speed MSFET digital circuits, and microwave power devices. The optimum band gap of np makes it an ideal material for photovoltaic energy conversion. t has high radiation resistance, high carrier mobility, and low power dissipation [l to 41. Significant progress has been made in these areas but further work is needed to understand certain fundamental issues. n this study, electrical measurements were performed on MS structures formed on np substrates. The MS structures are widely used as test structures to characterize a wide variety of semiconductor material and device properties. 2. Process Steps n this study, MS devices have been prepared on n-type np substrates having a doping density of 2 x 10'' cm-3 sulfur atoms. The insulating oxide films were produced using RTCVD technique at pressure of 12.35 x 10' Pa with the substrate held at a temperature of 550 "C in an ambient of 0, : SiH, = 10: 1. 100 nm of Au followed by 300 nm of Ti were sputter-deposited on SiO,/lnP to form MS structures. Oxide thickness of 195, 420, and 610 nm, respectively, were used as the insulator. The thickness of the oxides was obtained by changing the time in the RTCVD reactor corresponding to 25,30, and 40 s, respectively, for sets of samples A, B, and C. The oxide thickness was measured using a Rudolph ellipsometer [S]. ') Newark, New Jersey 07102, USA. 39*

568 M. PATEL and N. M. RAVNDRA 3. Experimental Details Electrical measurements were performed on all three sets of devices, A, B, and C. n order to measure capacitance as a function of gate bias in steady state, the C-U technique was used [6]. C-U technique is preferred because of its simplicity and the detailed information available about the electrical behavior of the device. n this technique, a small alternating voltage is superimposed on the gate of the MS capacitor. When the gate bias is swept from negative to positive values for a p-type MS capacitor, the surface conditions vary. The static current-voltage measurements have been used in the present work to study the current conduction mechanisms of thick SiO, films deposited on np substrates. 4. Methodology The C-U analysis considers the data of physical constants and dimensions obtained from C-U measurements. The analysis results into: Area: The area, A, can tie calculated from the measured C,,, by the relation c,,, = c,, = ~ OCOXA/tO,~ (1) Flatband capacitance: The flatband voltage is the voltage at which the flatband capacitance occurs on the observed forward (depletion) C- U curve. The flatband capacitance, C,,, is given by Cfhs = A /&,q2n,/kt. (2) The measured capacitance at flatband, C,, has C,,, in series with Crbs and hence -1 c, = c,; - c,,,. (3) Flatband voltage: The flatband voltage is the voltage at which the observed capacitance is equal to the theoretical flatband capacitance. The voltage is independent of area but the capacitance s dependent on the oxide thickness, its dielectric constant, and semiconductor doping. Shift in flatband voltage may be due to one or more of the following causes: 1. mobile ions in the oxide (sodium etc.); 2. ions, electrons, or holels injected into the oxide; 3. fixed charges at the oxide-semiconductor interface [7]. Threshold voltage: The onset of inversion and the flow of current in the MS occurs at the gate threshold or turn-on voltage and is given by where the barrier height, q,, is and N, the bulk carrier concentration.

Electrical Properties of Ti/Au/SiO,/lnP Structures 569 Fixed oxide charges: For a given work function difference cpms, the initial charge concentration affecting the flatband voltage U,, is where the metal-semiconductor work function difference, cp, is where ) is the electron affinity. The maximum depletion width W,,, is given by where the metal work function cp, is qm = 2q, + - n 4 (9) 5. Results and Discussion 5.1 Current-voltage measuvemcnts The static 1-U measurements were performed using a Keithley 236/237 source measure unit (SMU). The capacitors were biased with a constant current to accelerate breakdown as discussed by Harari [S]. Basically, the technique consists of permitting a constant current into the capacitor with the voltage varying until the breakdown occurs. For thin oxides. the technique is non-destructive because the choice of constant current is limited by the actual Fowler-Nordheim tunneling (FNT) current component. This FNT component of the current is a function of the oxide thickness. During -U measurements the contact to the counter electrode is made by means of a probe placed directly on top of the capacitor. Representative experimental -U curves for samples A, B, and C are shown in Fig. 1. We can see from the experimental results that the applied voltage is not sufficient to cause breakdown. n these experiments, the current is kept as low as 1 pa to have self-healing (non-destructive) breakdown. But, as shown in Fig. 1, current compliance value of 1 pa is not reached though the applied voltage was as high as 100 V. This is because of the thick oxide. 5.2 Cavriev transport in insulating films n an ideal MS diode, the conductance of the insulating film is assumed to be zero. Real insulators, however, show carrier conduction when the electric field or temperature is sufficiently high. Dielectric field in an insulator, under biasing conditions, is estimated bj where, Ei and E, are the electric fields in the insulator and the semiconductor, respectively, and E~ and E, are the corresponding permittivities. Hence the electric field in the oxide is about three times larger than that in the np. But, as the oxide thickness is high here, at

570 M. PATEL and N. M. RAVNDRA 0 10 30 50 70 90 u (V) - Fig.. Experimental -U curves for samples A, B, and C 4-46 N > -47 2 \ a - N -48 1 - c - 49-50 0 0.0 5 0.10 0.1 5 0.20 / ( crn/l06v.) - Fig. 2. Experimental n (J/E2) - (1/E) plot for sample A

Electrical Properties of Ti/Au/SiO,/nP Structures 571 this field Ei, the electron and hole conduction in the SiO, are small. From the n (J/E2) versus 1/E plot in Fig. 2, it is seen that the tunneling effect is not the dominant current conduction mechanism. Schottky emission, Frenkel-Poole emission, tunnel or field emission, space-charge limited, Ohmic and ionic conduction are the basic current conduction processes in insulators. For a given insulator, each conduction process may dominate in certain voltage ranges. The processes are also not exactly independent of one another and need to be carefully examined. A change of slope in the ln(j/e2) versus 1/E plot is generally a reflection of the presence of conduction mechanisms other than tunneling. 5.3 High-frequency capacitance analysis The high-frequency capacitance-voltage technique was used to investigate the effects of any contamination incorporated in the oxide. For these measurements, a micromanipulator C- U system has been used. t consist of a model 410 C- U plotter, Model HSM, temperature controller, and a S5/S6 test station. n Fig. 3, an illustrative C-U curve is presented in order to explain the different stages of C- U analysis. The representative experimental C- U curves are presented in Fig. 4. Each set of curves consists of a forward direction (accumulation to depletion swept C- U curve and a reverse direction (inversion to accumulation) curve. The C-U software allows to display the forward and the reverse curve or both at a time. The sweep (ramp) rate is set at 100 mv/s for the measurement. During the forward curve, under normal conditions, the capacitor is driven into deep depletion as opposed to inversion (the sample should be shielded from light). After the forward curve is acquired, the sample is momentarily exposed to light. After a pause, the reverse curve sweeps from 1 MHz inversion through depletion to accumulation. From both the forward and reverse C-U curves, as shown in Fig. 3 and 4, any hysteresis effects can be readily seen. The capacitance is measured by means of a 1 mv signal at 1 MHz. The resultant current is sensed with a current amplifier and phase-locked detector. These measurements are taken by considering the following constants for the material and device: diameter of circular dot (device) = 125 pm, gate work function (Au) = 5 ev, energy gap (np) = 1.34 ev (at 300 K), dielectric constant (np) = 12.4, electron affinity (np) = 4.41 ev, work function difference = 0.566 ev,, intrinsic carrier concentration = 1.2 x 10' ~ m - ~, Schottky factor = 1/2 (energy band) = 0.67 ev, /Nclv, = 1/45 x 1017 x 7 x 10'' ~m-~, doping concentration (sulfur) = 2 x Ol9 cm-3. n this analysis, the ramp rate of the gate voltage was varied from 50 to 2SOmV/s in steps of SO mv/s and the C- U parameters were measured. n the case of the n (J/E2)- 1/E plot, shown in Fig. 2, the plot does not give a straight line. t is necessary to adopt a thick oxide behavior due to which it seems that the transmission of charge through the insulating layer cannot be solely due to simple tunneling. Some other process must also be involved such as ionic conduction or space-charge limited current resulting from carriers injected into the insulator.

572 M. PATEL and N. M. RAVNRA forward 40-01 - - 10-8 -6-4 -2 0 2 U(V1 Fig. 3. C - U curve illustrating different stages of C -U analysis Fig. 4. Experimental C U curves for samples A, B, and C

Electrical Properties of Ti/Au/SiO,/lnP Structures 573 Table 1 Experimental results A 8.5 8.1 7.38 189 0.478 0.265 B 8.6 7.9 3.91 412 0.434 0.481 C 8.8 7.8 2.71 603 0.418 0.789 *) Nrix calculated using (6). The trend noticeable from Table 1 is the decrease in (pb with increasing oxide thickness tax. Using (5) for barrier heights in the semiconductor, the values of qb are seen to be within experimental range. The barrier height is a decreasing function of the oxide thickness to,, suggesting that current flow through the layer is not due to tunneling mechanism. The FNT component of the -U characteristic is a function of the oxide thickness. Experimental -U curves for samples A, B, and C are reproducible as the applied voltage is not sufficient to cause destructive breakdown. n these experiments, the current is maintained at 1 pa to permit self-healing breakdwon. The -U characteristic obtained is then normalized by plotting J-E plots, where J is the current density and E the field across the oxide, as shown in Fig. 5, so that we can compare all three samples A, B, and C. The - N E 2 40 a Lo z 7 30 20 10 0 50 100 150 200 250 E [ 106V/cm) - Fig. 5. Current density J vs. electric field E for samples A, B, and C

574 M. PATEL and N. M. RAVNDRA: Electrical Properties of Ti/Au/SiO,/nP characteristics obtained for sample A shows increased carrier conduction around 150 MV/cm, for sample B it occurs at about 165 MV/cm while in case of sample C, this does not occur at least until 150 MV/cm. This is due to the increase in oxide thickness from A to C. The increased carrier conduction is reflected by a change in slope of the J-E characteristics. The C- U curves indicated deviation from the ideal C- U plot as reflected by the hysteresis. These shifts in C-U curves in samples A and C, as shown in Fig. 4, are due to the nonzero q,,, nonzero U,,, fixed oxide charge Qrlx, interface traps D,,, mobile ions, radiation effects, etc. n the case of sample B, we cannot see any hysteresis. n the present work, sweep rate is 100mV/s and this rate is small enough that the C-U curve does not exhibit deep depletion. The C U parameters obtained from computer simulation are tabulated in Table 1. As can be seen in the table, the obtained values of to, are in good agreement with measured values. 6. Conclusions C--U and -U measurements have been performed on MS devices fabricated on np substrates. The analysis of these measurements shows that tunneling is not the only current conduction mechanism in these devices. The C- U measurements yield oxide thickness that are in accord with experimental data. Acknowledgements We are thankful to Dr. A. Katz of AT&T Bell Labs for supplying us the samples. The metallization was performed by Dr. D. Shah at Bellcore. The financial support of the New Jersey Commission of Science & Technology and the Center for Manufacturing Systems is gratefully acknowledged. References [] C. J. HUANG and Y. K. Su. J. appl. Phys. 67, 3350 (1990). [2] 0. WADA and A. MAJERFELD, Solid State Electronics 25, 381 (1982). [3] H. LM, G. SAGNES. and G. BASTDE, J. appl. Phys. 53, 7450 (1982). [4] M. S. PATFL, MS Thesis, New Jersey nst. Technology, Newark(NJ) 1991. [5] R. J. ARCHER, J. Opt. Amer. 52, 970 (1962). [6] D. K. SCHRODER, Advanced MOS Devices, Modular Series on Solid State Devices, Addison-Wesely Publ. Co., Reading (Mass.) 1988. [7] C-V Operator Manual, Micromanipulator Co., nc., Carson City (Nev.) 1988. [8] E. HARAR, J. appl. Phys. 49, 2478 (1978). (Received March 30, 1992, in revised fbrm June 29, 1992)