Boolean Logic Prof. James L. Frankel Harvard University. Version of 3:20 PM 29-Aug-2017 Copyright 2017, 2016 James L. Frankel. All rights reserved.

Similar documents
Boolean Logic Continued Prof. James L. Frankel Harvard University

Mealy & Moore Machines

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

Chapter 2 Combinational Logic Circuits

Cs302 Quiz for MID TERM Exam Solved

Digital Logic (2) Boolean Algebra

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Gates and Flip-Flops

Computer organization

Review: Additional Boolean operations

Fundamentals of Digital Design

Chapter 5. Digital systems. 5.1 Boolean algebra Negation, conjunction and disjunction

LOGIC GATES. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

Chapter 2 Combinational Logic Circuits

Exclusive OR/ Exclusive NOR

COMBINATIONAL LOGIC FUNCTIONS

4 Switching Algebra 4.1 Axioms; Signals and Switching Algebra

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

EEE130 Digital Electronics I Lecture #4

Chapter 1: Logic systems

Logic Design. Chapter 2: Introduction to Logic Circuits

Appendix A: Digital Logic. Principles of Computer Architecture. Principles of Computer Architecture by M. Murdocca and V. Heuring

Lecture 7: Logic design. Combinational logic circuits

of Digital Electronics

EGC221: Digital Logic Lab

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

Week-I. Combinational Logic & Circuits

Systems I: Computer Organization and Architecture

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Chapter 3 Combinational Logic Design

CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

MODULAR CIRCUITS CHAPTER 7

ECE 2300 Digital Logic & Computer Organization

Latches. October 13, 2003 Latches 1

CPE100: Digital Logic Design I

Chapter 2 Boolean Algebra and Logic Gates

DIGITAL LOGIC CIRCUITS

ENG2410 Digital Design Combinational Logic Circuits

Implementation of Boolean Logic by Digital Circuits

CPE100: Digital Logic Design I

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

Logic. Combinational. inputs. outputs. the result. system can

Z = F(X) Combinational circuit. A combinational circuit can be specified either by a truth table. Truth Table

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Sequential Circuit Analysis

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

Simulation of Logic Primitives and Dynamic D-latch with Verilog-XL

Lecture 3: Boolean Algebra

Gate-Level Minimization

Contents. Chapter 2 Digital Circuits Page 1 of 30

Boolean algebra. Examples of these individual laws of Boolean, rules and theorems for Boolean algebra are given in the following table.

ELCT201: DIGITAL LOGIC DESIGN

BER KELEY D AV IS IR VINE LOS AN GELES RIVERS IDE SAN D IEGO S AN FRANCISCO

Experiment 7: Magnitude comparators

CHAPTER1: Digital Logic Circuits Combination Circuits

CPE100: Digital Logic Design I

L2: Combinational Logic Design (Construction and Boolean Algebra)

Chapter 2 (Lect 2) Canonical and Standard Forms. Standard Form. Other Logic Operators Logic Gates. Sum of Minterms Product of Maxterms

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

MC9211 Computer Organization

Section 1A. Introduction & Basic Principles. Engineering Areas

UNIVERSITI TENAGA NASIONAL. College of Information Technology

ENGG 1203 Tutorial - 2 Recall Lab 2 - e.g. 4 input XOR. Parity checking (for interest) Recall : Simplification methods. Recall : Time Delay

Synchronous Sequential Logic

Combinational Logic. Course Instructor Mohammed Abdul kader

For smaller NRE cost For faster time to market For smaller high-volume manufacturing cost For higher performance

Propositional Logic. Logical Expressions. Logic Minimization. CNF and DNF. Algebraic Laws for Logical Expressions CSC 173

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

10/14/2009. Reading: Hambley Chapters

Synchronous Sequential Circuit

Different encodings generate different circuits

Sequential Logic Circuits

PG - TRB UNIT-X- DIGITAL ELECTRONICS. POLYTECHNIC-TRB MATERIALS

Exam for Physics 4051, October 31, 2008

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Chapter 2. Digital Logic Basics

Number System conversions

Digital electronics form a class of circuitry where the ability of the electronics to process data is the primary focus.

Sample Test Paper - I

Combinational Logic Design Principles

University of Florida EEL 3701 Fall 2014 Dr. Eric. M. Schwartz Department of Electrical & Computer Engineering Wednesday, 15 October 2014

Chapter 7 Combinational Logic Networks

CprE 281: Digital Logic

Part 1: Digital Logic and Gates. Analog vs. Digital waveforms. The digital advantage. In real life...

COSC3330 Computer Architecture Lecture 2. Combinational Logic

Signals and Systems Digital Logic System

INTEGRATED CIRCUITS. For a complete data sheet, please also download:

. T SHREE MAHAPRABHU PUBLIC SCHOOL & COLLEGE NOTES FOR BOARD EXAMINATION SUBJECT COMPUTER SCIENCE (Code: 083) Boolean Algebra

ECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part A Combinational Logic Building Blocks

Chapter 2. Boolean Algebra and Logic Gates

MM74C373 MM74C374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

Boole Algebra and Logic Series

Chapter 2: Switching Algebra and Logic Circuits

Transcription:

Boolean Logic Prof. James L. Frankel Harvard University Version of 3:20 PM 29-Aug-2017 Copyright 2017, 2016 James L. Frankel. All rights reserved.

Logic Levels Logic 0 Also called GND Low Off False Logic 1 Also called V CC High On True

AND Gate A B R R = AB A B R 0 0 0 0 1 0 1 0 0 1 1 1

Inputs vs. Outputs A and B are inputs Inputs are identified by letters at the beginning of the alphabet H should not be used (confusable with H for High) Try not to use I (looks like 1) R is the output Outputs are identified by letters near the end of the alphabet For a single output, Q is often used X and Z should not be used (are used for other purposes) L should not be used (confusable with L for Low) Try not to use O (looks like 0) Both inputs and outputs may be named by longer identifiers (e.g. Clk, En) Inputs are separated from outputs by a solid vertical line If multiple inputs are separated from each other by a solid vertical line and multiple outputs are separated from each other by a solid vertical line, then the inputs should be separated from the outputs by a double solid vertical line

The Schematic Symbol for a Gate A B R

The Truth Table for a Gate Describes the behavior of outputs based on the state of inputs A B R 0 0 0 0 1 0 1 0 0 1 1 1

Order in which Inputs are Listed In general, in a truth table the inputs are listed in numerical order as if: The rightmost input is the ones place or column (2 0 = 1) The next left-more input is the twos place (2 1 = 2) The next left-more input is the fours place (2 2 = 4) etc. The leftmost input is the most significant bit

Number of Inputs The number of inputs to a gate can vary The number of inputs to a gate is referred to as fan-in Generally primitive gates (like our AND gate) will not have more than eight inputs Generally the number of inputs available in a non-custom primitive gate are: 2 3 4 8

Number of Outputs In general, primitive gates (like our AND gate) will have a single output

Boolean Formula for AND We can also write a formula for the AND gate we just designed The AND operator can be written as a middle dot (to signify multiplication): R = A B Or, simply with no symbol also as multiplication R = AB Or, as a cap: R = A B Or, as the uppercase word AND R = A AND B Or, as an ampersand: & R = A & B

AND Gate Observations If one input of the AND gate, say A, is under our control, but the other input, B, is not If we assert A Low, then the output is Low If we assert A High, then the output is the same as the input, B Thus, we can use the AND gate to enable or disable the propagation of a signal This behavior is often referred to as masking or applying a mask

AND Gate with Four Inputs A B C D All inputs must be 1 for the output, R, to be 1 Otherwise, the output is 0 R This is equivalent to saying that if any input is a 0, the output, R, will be 0 Otherwise, the output is 1 This is demonstrating the principle of duality R = ABCD

OR Gate A B R R = A + B A B R 0 0 0 0 1 1 1 0 1 1 1 1

Boolean Formula for OR We can also write a formula for the OR gate we just designed The OR operator can be written as a plus symbol (to signify addition): + R = A + B Or, as a cup: R = A B Or, as the uppercase word OR R = A OR B Or, as a vertical bar: R = A B

OR Gate with Four Inputs A B C D If any input is a 1 for the output, R, will be 1 Otherwise, the output is 0 R This is equivalent to saying that all inputs must be 0 for the output, R, to be 0 Otherwise, the output is 1 This is demonstrating the principle of duality R = A + B + C + D

NOT Gate or Inverter A R R = Ā A R 0 1 1 0

Inverter Observations The triangular shape is used to signify an digital (or Boolean) amplifier An digital amplifier is a device that re-establishes the original noise margins and can drive a large number of inputs The bubble (or circle) on the output of the Inverter signifies Boolean inversion

Boolean Formula for NOT We can also write a formula for the Inverter gate we just designed The NOT operator can be written as a macron or overbar R = Ā Or, as a prefix tilde R = ~A Or, as a prefix hook or not-sign R = A Or, as a suffix prime symbol (or apostrophe or neutral (i.e., straight) single quote) R = A' Or, as the uppercase word NOT R = NOT A

Buffer or Driver A R R = A A R 0 0 1 1

Buffer Observations The triangular shape is used to signify an digital (or Boolean) amplifier An digital amplifier is a device that re-establishes the original noise margins and can drive a large number of inputs

NAND Gate A B R R = AB A B R 0 0 1 0 1 1 1 0 1 1 1 0

NAND Gate Observations The bubble (or circle) on the output of the AND gate signifies Boolean inversion Thus, the NAND gate is equivalent to an AND gate followed by a NOT gate

NOR Gate A B R R = A + B A B R 0 0 1 0 1 0 1 0 0 1 1 0

NOR Gate Observations The bubble (or circle) on the output of the OR gate signifies Boolean inversion Thus, the NOR gate is equivalent to an OR gate followed by a NOT gate

Exclusive-OR or XOR Gate A B R R = A B A B R 0 0 0 0 1 1 1 0 1 1 1 0

Boolean Formula for XOR We can also write a formula for the Exclusive-OR gate we just designed The XOR operator can be written as a circled plus symbol: R = A B Or, as an underlined cup: R = A B Or, as the uppercase word XOR R = A XOR B

XOR Gate Observations If one input of the XOR gate, say A, is under our control, but the other input, B, is not If we assert A Low, then the output is the same as the input, B If we assert A High, then the output is the inverse of the input, B Thus, we can use the XOR gate to selectively invert a signal

Equivalence or XNOR Gate A B R R = A B A B R 0 0 1 0 1 0 1 0 0 1 1 1

XNOR Gate Observations The XNOR gate will output a High signal if its two inputs are the same; otherwise the output will be Low Hence, it is also referred to as an Equivalence gate

XNOR Gate Observations The bubble (or circle) on the output of the XOR gate signifies Boolean inversion Thus, the XNOR gate is equivalent to an XOR gate followed by a NOT gate

Boolean Formula Reflections Why is the plus (addition) symbol used for OR? Why is the middle dot (multiplication) symbol used for AND?

Derivation of All Gates from a Single Primitive Gate Type If we wanted to be able to derive all gates from a single primitive gate, what are the properties that that single gate would possess?

Derivation of All Gates from a Single Primitive Gate Type If we wanted to be able to derive all gates from a single primitive gate, what are the properties that that single gate would possess? More than one input

Derivation of All Gates from a Single Primitive Gate Type If we wanted to be able to derive all gates from a single primitive gate, what are the properties that that single gate would possess? More than one input Inversion

Derivation of All Gates from a Single Primitive Gate Type If we wanted to be able to derive all gates from a single primitive gate, what are the properties that that single gate would possess? More than one input Inversion Ability to set an input to High or Low

Gates that Include Inversion & Multiple Inputs NAND NOR XOR XNOR

Derivation of AND from NAND Can you derive the functionality of an AND gate from a circuit of just NAND gates? Multiple NAND gates may be utilized

Derivation of NOT from NAND Can you derive the functionality of a NOT gate from a circuit of just NAND gates? Multiple NAND gates may be utilized

Derivation of AND from NOR Can you derive the functionality of the AND gate from a circuit of just NOR gates? Multiple NOR gates may be utilized

Derivation of XOR and XNOR Can you derive the functionality of the XOR and XNOR gates from a circuit of AND, OR, NAND, NOR, and NOT gates? More than one instance of each gate may be utilized

Flip Flop A R B S A B R S 0 1 1 0 1 0 0 1 1 1 ~S 0 ~R 0 0 0 1 1

Flip Flop Observations This structure is called cross-coupled NAND gates The tilde (~) is used to indicate inversion The subscript of 0 signifies the previous state of the signal

D Latch D R S Clk D Clk R S X 0 ~S 0 = R 0 ~R 0 = S 0 0 1 0 1 1 1 1 0

D Latch Observations The X input is a don t-care symbol It means that the state of that input is irrelevant It is a way to simplify the truth table Otherwise, all states of that input would have to be listed

D Latch D R S Clk D Clk R S X 0 ~S 0 = R 0 ~R 0 = S 0 D 1 D ~D

D Latch Observations This version of the truth table uses a symbol D as a variable This usage both simplifies the table and emphasizes that the state of that input is stored