SN74LS259MEL. 8 Bit Addressable Latch LOW POWER SCHOTTKY

Similar documents
SN74LS42MEL. One of Ten Decoder LOW POWER SCHOTTKY

SN74LS166MEL. 8 Bit Shift Registers LOW POWER SCHOTTKY

SN74LS74AMEL LOW POWER SCHOTTKY

SN74LS151MEL. 8 Input Multiplexer LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. MODE SELECT TRUTH TABLE ORDERING INFORMATION GUARANTEED OPERATING RANGES OPERATING MODE

SN74LS175MEL. Quad D Flip Flop LOW POWER SCHOTTKY

SN74LS147, SN74LS Line to 4 Line and 8 Line to 3 Line Priority Encoders LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

SN74LS373, SN74LS374. Octal Transparent Latch with 3 State Outputs; Octal D Type Flip Flop with 3 State Output LOW POWER SCHOTTKY

SN74LS138MEL LOW POWER SCHOTTKY

SN74LS157MEL. Quad 2 Input Multiplexer LOW POWER SCHOTTKY

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

MC74HCT259A. 8-Bit Addressable Latch 1-of-8 Decoder with LSTTL Inputs. High Performance Silicon Gate CMOS

SN74LS145MEL. 1 of 10 Decoder/Driver Open Collector LOW POWER SCHOTTKY

SN74LS85MEL LOW POWER SCHOTTKY

MC74AC259, MC74ACT Bit Addressable Latch

MC74LCX373. Low-Voltage CMOS Octal Transparent Latch. With 5 V Tolerant Inputs and Outputs (3 State, Non Inverting)

SN74LS125A, SN74LS126A. Quad 3 State Buffers LOW POWER SCHOTTKY. LS125A LS126A TRUTH TABLES ORDERING INFORMATION

SN74LS132MEL. Quad 2 Input Schmitt Trigger NAND Gate LOW POWER SCHOTTKY

MC74AC259, MC74ACT Bit Addressable Latch

MC74LCX573. Low-Voltage CMOS Octal Transparent Latch Flow Through Pinout. With 5 V Tolerant Inputs and Outputs (3 State, Non Inverting)

MC74HCT366A. Hex 3-State Inverting Buffer with Common Enables and LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

LOW POWER SCHOTTKY. ESD > 3500 Volts. GUARANTEED OPERATING RANGES ORDERING INFORMATION V CC 8 7 GND

SN74LS157MEL LOW POWER SCHOTTKY

MC74LVX32. Quad 2-Input OR Gate. With 5 V Tolerant Inputs

MC74VHCT373A. Octal D-Type Latch with 3-State Output

74HCT32. Quad 2 Input OR Gate with LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

MC10H606, MC100H606. Registered Hex TTL to PECL Translator

MC74AC109, MC74ACT109. Dual JK Positive Edge Triggered Flip Flop

NL17SZ08. Single 2-Input AND Gate

NL17SH02. Single 2-Input NOR Gate

NL17SHT08. 2-Input AND Gate / CMOS Logic Level Shifter

MC74LVX373. Octal D-Type Latch with 3-State Outputs. With 5V Tolerant Inputs

MC74HCT366A. Hex 3-State Inverting Buffer with Common Enables and LSTTL Compatible Inputs. High Performance Silicon Gate CMOS

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

74HC32. Quad 2 Input OR Gate. High Performance Silicon Gate CMOS

74HC00. Quad 2-Input NAND Gate. High-Performance Silicon-Gate CMOS

MC74LCX Low-Voltage CMOS 16-Bit Transparent Latch. With 5 V-Tolerant Inputs and Outputs (3-State, Non-Inverting)

74LVC373A. Low-Voltage CMOS Octal Transparent Latch. With 5 V Tolerant Inputs and Outputs (3 State, Non Inverting)

SN74LS541. Octal Buffer/Line Driver with 3 State Outputs LOW POWER SCHOTTKY

NL27WZ00. Dual 2 Input NAND Gate L1 D

NL17SV16. Ultra-Low Voltage Buffer

MC74LCX138MEL. With 5 V Tolerant Inputs

NE522 High Speed Dual Differential Comparator/Sense Amp

MC14099B. 8-Bit Addressable Latches

MUR405, MUR410, MUR415, MUR420, MUR440, MUR460

V N (8) V N (7) V N (6) GND (5)

NL27WZ08. Dual 2-Input AND Gate. The NL27WZ08 is a high performance dual 2 input AND Gate operating from a 1.65 V to 5.5 V supply.

NTMFS4833NT3G. Power MOSFET. 30 V, 191 A, Single N-Channel, SO-8 FL Features

MC74LCX138 Low Voltage CMOS 3 to 8 Decoder/Demultiplexer With 5 V Tolerant Inputs The MC74LCX138 is a high performance, 3 to 8 decoder/demultiplexer o

NL27WZ14. Dual Schmitt Trigger Inverter

MC74LCX Low-Voltage CMOS 16-Bit Transparent Latch. With 5 V Tolerant Inputs and Outputs (3 State, Non Inverting)

MC10H Bit Arithmetic Logic Unit/ Function Generator

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

MC74VHC00. Quad 2-Input NAND Gate

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION PLASTIC N SUFFIX CASE 648

MC74AC161, MC74ACT161, MC74AC163, MC74ACT163. Synchronous Presettable Binary Counter

LOW POWER SCHOTTKY. MARKING DIAGRAMS GUARANTEED OPERATING RANGES ORDERING INFORMATION. SN74LS37xN AWLYYWW PDIP 20 N SUFFIX CASE 738

NLSV2T Bit Dual-Supply Inverting Level Translator

NL37WZ07. Triple Buffer with Open Drain Outputs

SN54/74LS147 SN54/74LS148 SN54/74LS LINE-TO-4-LINE AND 8-LINE-TO-3-LINE PRIORITY ENCODERS

Is Now Part of To learn more about ON Semiconductor, please visit our website at

MC3346. General Purpose Transistor Array One Differentially Connected Pair and Three Isolated Transistor Arrays

MC74AC138, MC74ACT of 8 Decoder/Demultiplexer

LOW POWER SCHOTTKY. GUARANTEED OPERATING RANGES ORDERING INFORMATION

MC Bit Magnitude Comparator

MC74LVX Bit Addressable Latch/1 of 8 Decoder CMOS Logic Level Shifter. with LSTTL Compatible Inputs

74HC244 Octal 3 State Noninverting Buffer/Line Driver/ Line Receiver

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

S3A - S3N General-Purpose Rectifiers

BAS19LT1G, BAS20LT1G, BAS21LT1G, BAS21DW5T1G. High Voltage Switching Diode HIGH VOLTAGE SWITCHING DIODE

74HC74. Dual D Flip Flop with Set and Reset. High Performance Silicon Gate CMOS

NTJD4105C. Small Signal MOSFET. 20 V / 8.0 V, Complementary, A / A, SC 88

MC74AC74, MC74ACT74. Dual D Type Positive Edge Triggered Flip Flop

MC74AC132, MC74ACT132. Quad 2 Input NAND Schmitt Trigger

MJW18020G. NPN Silicon Power Transistors High Voltage Planar 30 AMPERES 1000 VOLTS BV CES 450 VOLTS BV CEO, 250 WATTS

MMBV2101LT1 Series, MV2105, MV2101, MV2109, LV2209. Silicon Tuning Diodes pf, 30 VOLTS VOLTAGE VARIABLE CAPACITANCE DIODES

FDV301N Digital FET, N-Channel

NDF08N50Z, NDP08N50Z. N-Channel Power MOSFET. Low ON Resistance Low Gate Charge 100% Avalanche Tested These Devices are Pb Free and are RoHS Compliant

MC74LCX Low-Voltage CMOS 16-Bit D-Type Flip-Flop. With 5 V Tolerant Inputs and Outputs (3 State, Non Inverting)

Figure 1. Pinout: 16 Lead Packages Conductors (Top View) ORDERING INFORMATION Figure 2. Logic Symbol PIN ASSIGNMENT

NL27WZ00. Dual 2-Input NAND Gate. The NL27WZ00 is a high performance dual 2 input NAND Gate operating from a 1.65 V to 5.5 V supply.

74AC00, 74ACT00 Quad 2-Input NAND Gate

onlinecomponents.com

MC74HC4094A. 8-Bit Shift and Store Register. High Performance Silicon Gate CMOS

MC74VHCT86A/D. Quad 2-Input XOR Gate / CMOS Logic Level Shifter with LSTTL Compatible Inputs

MARKING DIAGRAMS 16 LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10173L AWLYYWW

MC74HC540A. Octal 3-State Inverting Buffer/Line Driver/Line Receiver. High Performance Silicon Gate CMOS

74VHC08 Quad 2-Input AND Gate

MC74HC373A. Octal 3-State Non-Inverting Transparent Latch. High Performance Silicon Gate CMOS

NL27WZU04. Dual Unbuffered Inverter

MC74HC138A. 1-of-8 Decoder/ Demultiplexer. High Performance Silicon Gate CMOS

NSVJ6904DSB6. Advance Information N-Channel JFET 25 V, 20 to 40 ma, 40 ms, Dual

MARKING DIAGRAMS LOGIC DIAGRAM DIP PIN ASSIGNMENT TRUTH TABLE ORDERING INFORMATION CDIP 16 L SUFFIX CASE 620 MC10161L AWLYYWW

MC74HC157A. Quad 2-Input Data Selectors/Multiplexers. High Performance Silicon Gate CMOS

MUR3020PTG SUR83020PTG MUR3040PTG MUR3060PTG SUR83060PTG. SWITCHMODE Power Rectifiers ULTRAFAST RECTIFIERS 30 AMPERES, VOLTS

with LSTTL Compatible Inputs

MMBD1201 / MMBD1202 / MMBD1203 / MMBD1204 / MMBD1205 Small Signal Diodes

MMBZ5221BLT1 Series. Zener Voltage Regulators. 225 mw SOT 23 Surface Mount

Transcription:

8 Bit Addressable atch The SN74S259 is a high-speed 8-Bit Addressable atch designed for general purpose storage applicatio in digital systems. It is a multifunctional device capable of storing single line data in eight addressable latches, and also a 1-of-8 decoder and demultiplexer with active IG outputs. The device also incorporates an active OW common Clear for resetting all latches, as well as, an active OW nable. Serial-to-Parallel Conversion ight Bits of Storage With Output of ach Bit Available Random (Addressable) ata ntry Active igh emultiplexing or ecoding Capability asily xpandable Common Clear GUARANT OPRATING RANGS Symbol Parameter Min Typ Max Unit V CC Supply Voltage 4.75 5.0 5.25 V T A Operating Ambient Temperature Range 0 25 70 C 16 OW POWR SCOTTKY 1 PASTIC N SUFFIX CAS 648 I O Output Current igh 0.4 ma I O Output Current ow 8.0 ma 16 1 SOIC SUFFIX CAS 751B 16 1 SOIAJ M SUFFIX CAS 966 ORRING INFORMATION evice Package Shipping SN74S259N 16 Pin IP 2000 Units/Box SN74S259 SOIC 16 38 Units/Rail SN74S259R2 SOIC 16 2500/Tape & Reel SN74S259M SOIAJ 16 See Note 1 SN74S259M SOIAJ 16 See Note 1 1. For ordering information on the IAJ version of the SOIC package, please contact your local ON Semiconductor representative. Semiconductor Components Industries, C, 2006 July, 2006 Rev. 8 1 Publication Order Number: SN74S259/

CONNCTION IAGRAM IP (TOP VIW) V CC C Q 7 Q 6 Q 5 Q 4 16 15 14 13 12 11 10 9 1 2 3 4 5 6 7 8 A o A 1 A 2 Q 0 Q 1 Q 2 Q 3 GN OAING (Note a) PIN NAMS IG OW A 0, A 1, A 2 C Q 0 Q 7 Address Inputs ata Input nable (Active OW) Input Clear (Active OW) Input Parallel atch Outputs 0.5 U.. 0.5 U.. 1.0 U.. 0.5 U.. 10 U.. 0.25 U.. 0.25 U.. 0.5 U.. 0.25 U.. 5 U.. NOTS: Мa) 1 TT Unit oad (U..) = 40 A IG/1.6 ma OW. 2

OGIC IAGRAM A 0 A 1 A 2 C 14 13 1 2 3 15 V CC = PIN 16 GN = PIN 8 = PIN NUMBRS 4 5 6 7 9 10 11 12 Q 0 Q 1 Q 2 Q 3 Q 4 Q 5 Q 6 Q 7 FUNCTIONA SCRIPTION The SN74S259 has four modes of operation as shown in the mode selection table. In the addressable latch mode, data on the ata line () is written into the addressed latch.the addressed latch will follow the data input with all non-addressed latches remaining in their previous states. In the memory mode, all latches remain in their previous state and are unaffected by the ata or Address inputs. In the one-of-eight decoding or demultiplexing mode, the addressed output will follow the state of the input with all other inputs in the OW state. In the clear mode all outputs are OW and unaffected by the address and data inputs. When operating the SN74S259 as an addressable latch, changing more then one bit of the address could impose a traient wrong address. Therefore, this should only be done while in the memory mode. The truth table below summarizes the operatio. C MO MO SCTION Addressable atch Memory Active IG ight-channel emultiplexer Clear X = on t Care Condition = OW Voltage evel = IG Voltage evel Q N 1 = Previous Output State TRUT TAB PRSNT OUTPUT STATS C A 0 A 1 A 2 Q 0 Q 1 Q 2 Q 3 Q 4 Q 5 Q 6 Q 7 MO X X X X Clear emultiplex X X X X Q N 1 Memory I I Q N 1 Q N 1 Q N 1 Addressable Q N 1 Q N 1 atch Q N 1 Q N 1 Q N 1 Q N 1 Q N 1 Q N 1 Q N 1 Q N 1 3

C CARACTRISTICS OVR OPRATING TMPRATUR RANG (unless otherwise specified) Symbol Parameter imits Min Typ Max V I Input IG Voltage 2.0 V Unit Test Conditio Guaranteed Input IG Voltage for All Inputs V I Input OW Voltage 0.8 V Guaranteed Input OW Voltage for All Inputs V IK Input Clamp iode Voltage 0.65 1.5 V V CC = MIN, I IN = 18 ma V O Output IG Voltage 2.7 3.5 V V CC = MIN, I O = MAX, V IN = V I or V I per Truth Table V O I I Output OW Voltage Input IG Current 0.25 0.4 V I O = 4.0 ma V CC = V CC MIN, V IN = V I or V I 0.35 0.5 V I O = 8.0 ma per Truth Table 20 μa V CC = MAX, V IN = 2.7 V 0.1 ma V CC = MAX, V IN = 7.0 V I I Input OW Current 0.4 ma V CC = MAX, V IN = 0.4 V I OS Short Circuit Current (Note 2) 20 100 ma V CC = MAX I CC Power Supply Current 36 ma V CC = MAX 2. Not more than one output should be shorted at a time, nor for more than 1 second. AC CARACTRISTICS (T A = 25 C, V CC = 5.0 V) imits Symbol Parameter Min Typ Max Unit Test Conditio t P Turn-Off elay, nable to Output Turn-On elay, nable to Output 22 15 35 24 t P t P Turn-Off elay, ata to Output Turn-On elay, ata to Output Turn-Off elay, Address to Output Turn-On elay, Address to Output 20 13 24 18 32 21 38 29 C = 15 pf Turn-On elay, Clear to Output 17 27 AC ST-UP RQUIRMNTS (T A = 25 C, V CC = 5.0 V) imits Symbol Parameter Min Typ Max Unit t s Input Setup Time 20 t W Pulse Width, Clear or nable 15 t h old Time, ata 5.0 t h old Time, Address 20 4

AC WAVFORMS t w t w t P Q t P Q OTR CONITIONS: =, C =, A = STAB OTR CONITIONS: C =, A = STAB Figure 2. Turn-on and Turn-off elays, ata to Output Figure 1. Turn-on and Turn-off elays, nable To Output and nable Pulse Width A 1 A 1 t s () t h () t s () t h () t P Q 1 Q Q= Q= OTR CONITIONS: =, C =, = OTR CONITIONS: C =, A = STAB Figure 3. Turn-on and Turn-off elays, Address to Output Figure 4. Setup and old Time, ata to nable C A STAB ARSS t s Q OTR CONITIONS: = Figure 5. Turn-on elay, Clear to Output OTR CONITIONS: C = Figure 6. Setup Time, Address to nable (See Notes 1 and 2) NOTS: 1. The Address to nable Setup Time is the time before the IG-to-OW nable traition that the Address must be stable so that the correct latch is addressed and the other latches are not affected. 2. The shaded areas indicate when the inputs are permitted to change for predictable output performance. 5

PACKAG IMNSIONS N SUFFIX PASTIC PACKAG CAS 648 08 ISSU R 16 A 1 8 G F 9 16 P B S C K 0.25 (0.010) M T SATING T PAN A M J M NOTS: 1. IMNSIONING AN TORANCING PR ANSI Y14.5M, 1982. 2. CONTROING IMNSION: INC. 3. IMNSION TO CNTR OF AS WN FORM PARA. 4. IMNSION B OS NOT INCU MO FAS. 5. ROUN CORNRS OPTIONA. INCS MIIMTRS IM MIN MAX MIN MAX A 0.740 0.770 18.80 19.55 B 0.250 0.270 6.35 6.85 C 0.145 0.175 3.69 4.44 0.015 0.021 0.39 0.53 F 0.040 0.70 1.02 1.77 G 0.100 BSC 2.54 BSC 0.050 BSC 1.27 BSC J 0.008 0.015 0.21 0.38 K 0.110 0.130 2.80 3.30 0.295 0.305 7.50 7.74 M 0 10 0 10 S 0.020 0.040 0.51 1.01 6

PACKAG IMNSIONS SUFFIX PASTIC SOIC PACKAG CAS 751B 05 ISSU J T SATING PAN 16 9 1 8 G A K B 16 P 0.25 (0.010) M T B S A S P 8 P 0.25 (0.010) M B S C M R X 45 J F NOTS: 1. IMNSIONING AN TORANCING PR ANSI Y14.5M, 1982. 2. CONTROING IMNSION: MIIMTR. 3. IMNSIONS A AN B O NOT INCU MO PROTRUSION. 4. MAXIMUM MO PROTRUSION 0.15 (0.006) PR SI. 5. IMNSION OS NOT INCU AMBAR PROTRUSION. AOWAB AMBAR PROTRUSION SA B 0.127 (0.005) TOTA IN XCSS OF T IMNSION AT MAXIMUM MATRIA CONITION. MIIMTRS INCS IM MIN MAX MIN MAX A 9.80 10.00 0.386 0.393 B 3.80 4.00 0.150 0.157 C 1.35 1.75 0.054 0.068 0.35 0.49 0.014 0.019 F 0.40 1.25 0.016 0.049 G 1.27 BSC 0.050 BSC J 0.19 0.25 0.008 0.009 K 0.10 0.25 0.004 0.009 M 0 7 0 7 P 5.80 6.20 0.229 0.244 R 0.25 0.50 0.010 0.019 7

PACKAG IMNSIONS M SUFFIX SOIAJ PACKAG CAS 966 01 ISSU O e 16 9 1 Z b A A 1 0.13 (0.005) M 0.10 (0.004) 8 VIW P M Q 1 TAI P c NOTS: 1. IMNSIONING AN TORANCING PR ANSI Y14.5M, 1982. 2. CONTROING IMNSION: MIIMTR. 3. IMNSIONS AN O NOT INCU MO FAS OR PROTRUSIONS AN AR MASUR AT T PARTING IN. MO FAS OR PROTRUSIONS SA NOT XC 0.15 (0.006) PR SI. 4. TRMINA NUMBRS AR SOWN FOR RFRNC ONY. 5. T A WIT IMNSION (b) OS NOT INCU AMBAR PROTRUSION. AOWAB AMBAR PROTRUSION SA B 0.08 (0.003) TOTA IN XCSS OF T A WIT IMNSION AT MAXIMUM MATRIA CONITION. AMBAR CANNOT B OCAT ON T OWR RAIUS OR T FOOT. MINIMUM SPAC BTWN PROTRUSIONS AN AJACNT A TO B 0.46 ( 0.018). MIIMTRS INCS IM MIN MAX MIN MAX A 2.05 0.081 A 1 0.05 0.20 0.002 0.008 b 0.35 0.50 0.014 0.020 c 0.18 0.27 0.007 0.011 9.90 10.50 0.390 0.413 5.10 5.45 0.201 0.215 e 1.27 BSC 0.050 BSC 7.40 8.20 0.291 0.323 0.50 0.85 0.020 0.033 1.10 1.50 0.043 0.059 M 0 10 0 10 Q 1 0.70 0.90 0.028 0.035 Z 0.78 0.031 ON Semiconductor and are registered trademarks of Semiconductor Components Industries, C (SCIC). SCIC reserves the right to make changes without further notice to any products herein. SCIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, coequential or incidental damages. Typical parameters which may be provided in SCIC data sheets and/or specificatio can and do vary in different applicatio and actual performance may vary over time. All operating parameters, including Typicals must be validated for each customer application by customer s technical experts. SCIC does not convey any licee under its patent rights nor the rights of others. SCIC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applicatio intended to support or sustain life, or for any other application in which the failure of the SCIC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCIC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCIC and its officers, employees, subsidiaries, affiliates, and distributors harmless agait all claims, costs, damages, and expees, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCIC was negligent regarding the design or manufacture of the part. SCIC is an qual Opportunity/Affirmative Action mployer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBICATION ORRING INFORMATION ITRATUR FUFIMNT: iterature istribution Center for ON Semiconductor P.O. Box 5163, enver, Colorado 80217 USA Phone: 303 675 2175 or 800 344 3860 Toll Free USA/Canada Fax: 303 675 2176 or 800 344 3867 Toll Free USA/Canada mail: orderlit@oemi.com N. American Technical Support: 800 282 9855 Toll Free USA/Canada urope, Middle ast and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81 3 5773 3850 8 ON Semiconductor Website: www.oemi.com Order iterature: http://www.oemi.com/orderlit For additional information, please contact your local Sales Representative SN74S259/