Film Deposition Part 1

Similar documents
CVD: General considerations.

Fabrication Technology, Part I

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Plasma Deposition (Overview) Lecture 1

Thin Film Deposition. Reading Assignments: Plummer, Chap 9.1~9.4

Chapter 3 Basics Semiconductor Devices and Processing

Semiconductor Technology

EE143 Fall 2016 Microfabrication Technologies. Lecture 6: Thin Film Deposition Reading: Jaeger Chapter 6

Chemical Vapor Deposition (CVD)

Nanostructure. Materials Growth Characterization Fabrication. More see Waser, chapter 2

Solutions for Assignment-6

TMT4320 Nanomaterials November 10 th, Thin films by physical/chemical methods (From chapter 24 and 25)

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

Modern Methods in Heterogeneous Catalysis Research: Preparation of Model Systems by Physical Methods

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Technology for Micro- and Nanostructures Micro- and Nanotechnology

Chemical Vapor Deposition *

FRAUNHOFER IISB STRUCTURE SIMULATION

nmos IC Design Report Module: EEE 112

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Ion Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )

CHAPTER 6: Etching. Chapter 6 1

Thin Film Transistors (TFT)

UNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.

MICROCHIP MANUFACTURING by S. Wolf

Taurus-Topography. Topography Modeling for IC Technology

Alternative deposition solution for cost reduction of TSV integration

Section 3: Etching. Jaeger Chapter 2 Reader

Introduction to Thin Film Processing

Lecture 0: Introduction

per chip (approx) 1 SSI (Small Scale Integration) Up to 99

Chapter 3 Engineering Science for Microsystems Design and Fabrication

CHAPTER 3: Epitaxy. City University of Hong Kong

Wet and Dry Etching. Theory

Lecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68

Regents of the University of California

Agenda. 1. Atomic Layer Deposition Technology

Vacuum Technology and film growth. Diffusion Resistor

Repetition: Practical Aspects

Copyright Warning & Restrictions

Metal Deposition. Filament Evaporation E-beam Evaporation Sputter Deposition

EE C245 ME C218 Introduction to MEMS Design Fall 2007

A semiconductor is an almost insulating material, in which by contamination (doping) positive or negative charge carriers can be introduced.

EE143 LAB. Professor N Cheung, U.C. Berkeley

Introduction to Photolithography

Transistor and Integrated Circuits: History

Lecture 1: Vapour Growth Techniques

OPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626

Semiconductor Physics and Devices

Device Fabrication: Etch

Etching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Chapter 8 Ion Implantation

Fabrication and Characterization of Silicon Rich Oxide (SRO) Thin Film Deposited by Plasma Enhanced CVD for Si Quantum Dot

IC Fabrication Technology

EE C245 ME C218 Introduction to MEMS Design Fall 2007

HANDBOOK OF ION BEAM PROCESSING TECHNOLOGY

Wafer holders. Mo- or Ta- made holders Bonding: In (Ga), or In-free (clamped) Quick and easy transfer

Solid State Device Fundamentals

Lecture 7 Oxidation. Chapter 7 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/82

EE130: Integrated Circuit Devices

Chapter 7 Plasma Basic

Graphene Fundamentals and Emergent Applications

Stretching the Barriers An analysis of MOSFET Scaling. Presenters (in order) Zeinab Mousavi Stephanie Teich-McGoldrick Aseem Jain Jaspreet Wadhwa

I. INTRODUCTION. 127 J. Vac. Sci. Technol. B 15(1), Jan/Feb X/97/15(1)/127/6/$ American Vacuum Society 127

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices

EE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington

Chapter 7. Plasma Basics

Lecture 10 Thin Film Growth

Lecture 15 Etching. Chapters 15 & 16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/76

Section 12: Intro to Devices

The Materials Science of Semiconductors

Deposition of thin films

Introduction to Plasma

Suspended-Gate Polysilicon Thin Film Transistor as Generic Structure for Highly Sensitive Charged Ambience Sensors

Section 5: Thin Film Deposition part 1 : sputtering and evaporation. Jaeger Chapter 6. EE143 Ali Javey

A Novel Approach to TSV Metallization based on Electrografted Copper Nucleation Layers. Claudio Truzzi, PhD Chief Technology Officer Alchimer

Preparation of Nanostructures(Příprava Nanostruktur)

ECE520 VLSI Design. Lecture 8: Interconnect Manufacturing and Modeling. Payman Zarkesh-Ha

Etching: Basic Terminology

Chapter 2. Design and Fabrication of VLSI Devices

Physics and Material Science of Semiconductor Nanostructures

Secondary Ion Mass Spectroscopy (SIMS)

CHEMICAL VAPOR DEPOSITION (CVD)

PROGRESS AND ISSUES IN DIELECTRIC MATERIALS FOR SUB-100NM DRAM TECHNOLOGY ABSTRACT

LECTURE 5 SUMMARY OF KEY IDEAS

Fabrication Technology for Miniaturization

H loss mechanism during anneal of silicon nitride: Chemical dissociation

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012

Lecture 1. Introduction to Electronic Materials. Reading: Pierret 1.1, 1.2, 1.4,

Towards Graphene-based heterojunction devices for microelectronic applications

EE410 vs. Advanced CMOS Structures

Reactive Ion Etching (RIE)

OPTIMIZATION OF DIELECTRICS SURFACE PREPARATION FOR VACUUM COATING

DEPOSITION AND COMPOSITION OF POLYMER FILMS IN FLUOROCARBON PLASMAS*

TCAD Modeling of Stress Impact on Performance and Reliability

Thin Film Deposition

Vapor Phase Doping with N-type Dopant into Silicon by Atmospheric Pressure Chemical Vapor Deposition

Transcription:

1 Film Deposition Part 1 Chapter 11 : Semiconductor Manufacturing Technology by M. Quirk & J. Serda Spring Semester 2013 Saroj Kumar Patra Semidonductor Manufacturing Technology, Norwegian University of Science and Technology ( NTNU )

2 Objectives 1. Introduction and a historical overview 2. Film Layering Terminology 3. Thin Film Characteristics 4. Film Growth 5. Film Deposition Techniques 6. CVD Chemical Processes 7. CVD Reaction

3 What is deposition? A microchip is a wafer with different film layers on top of the wafer surface. The process to place the layers on top of the wafer is called deposition. Conductor and insulation films are essential

4 Historical overview SSI: Small Scale Integration, IC s with a number of transistors of magnitude 10 per chip (early 1960's) MSI: Medium Scale Integration, 10 2 transistors per chip (late 1960 s) LSI: Large Scale Integration, 10 3 transistors per chip (mid 1970 s) VLSI: Very Large Scale Integration, 10 5 transistors per chip (late 1980 s) ULSI: Ultra Large Integration, 10 7 transistors per chip

5 Topside Nitride Oxide Pad Metal ILD Oxide Poly Poly Field oxide Metal n+ n+ p+ p+ Pre-metal oxide Sidewall oxide Gate oxide p- epi layer p+ silicon substrate n-well

6 Passivation layer ILD-6 Bonding pad metal M-4 ILD-5 M-3 ILD-4 ILD-3 M-2 ILD-2 Vi a LI metal M-1 Poly gate ILD-1 LI oxide n+ p+ p+ STI n+ n+ n-well p-well p+ p- Epitaxial layer p+ Silicon substrate

7 Terminology Metal Layers Multilevel metallization The metal and dielectric layers needed to interconnect the devices on the wafer. Aluminium metallization

8 Noncritical layers Critical layers Usually upper metal levels. Less sensitive and wider linewidth. Can affect chip speed and power consumption depending on the length. Metal layers with linewidths etched to the CD of the device. Sensitive to contamination and reliability issues.

9 Dielectric Layers ILD-1 (first interlayer dielectric) The main function is to isolate the transistor devices in two ways. Electrically from the metal interconnect layers and physically from contamination sources like mobile ions. ILD is used between metal layers to insulate between conducting metals or adjacent metal lines. The dielectric constant is an important property of insulating films because it directly affects circuit speed performance.

10 Vias The metal layers are connected by openings in the dielectric film. These openings are referred to as vias.

11 Film Deposition

12 Film Deposition Thin-Film Characteristics Step coverage http://cnx.org/content/m24897/latest/

13 Film Deposition Thin-Film Characteristics Ratio gaps aspect (conformality) Application: Submicrometers sensors http://web.eecs.umich.edu/~pang/s14_dry%20etching%20technology%20for%20high%20aspect%20ratio%20 and%20submicrometer%20sensors.htm

14 Film Deposition Thin-Film Characteristics Stoichiometries ratio «The chemical reactions are complex, leading to films with different composition than intended» http://www.chem4kids.com/files/react_stoichio.html

15 Film Deposition Thin-Film Characteristics Film Structure

16 Film Deposition Thin-Film Characteristics Film Adhesion http://www.spm.com.cn/papers/152.pdf

17 Film Growth 3 stages Gas molecules 1st stage 2nd stage 3rd stage Nucleation Coalescence Continuous film Substrate

18 Film Growth Big or small? or?

19 Film Growth Forms of semiconductor film http://www.doitpoms.ac.uk/tlplib/atomic-scale-structure/images/length_scale.gif

20 Film Deposition Techniques http://www.dssc.ece.cmu.edu/news/seminars/lunch05/headsmedia/012505.pdf

21 Film Deposition Techniques Comparison in details Chemical Processes 3 Physical Processes 1 Chemical Vapor Deposition (CVD) Plating Physical Vapor Deposition (PVD or Sputtering) 4 Evaporation Spin On Methods Atmospheric Pressure CVD (APCVD) or Sub-Atmospheric CVD (SACVD) Electrochemical deposition (ECD), commonly referred to as electroplating DC Diode Filament and Electron Beam Spin on glass (SOG) Low Pressure CVD (LPCVD) Plasma Assisted CVD: Plasma Enhanced CVD (PECVD) High Density Plasma CVD (HDPCVD) Electroless Plating 5 Radio Frequency (RF) DC Magnetron Molecular Beam Epitaxy (MBE) Spin on dielectric (SOD) 2 Vapor Phase Epitaxy (VPE) and Metal-organic CVD (MOCVD) Ionized metal plasma (IMP) Dielectrics: Chapter 11 Metals: Chapter 12 Chapter 12 Chapter 12 Chapter 12 Chapter 11

22 Chemical Vapor Deposition (CVD) Depositing solid film on wafer surface through chemical reaction: 1. Chemical action 2. External supplementation 3. Vapor phase. - Heated wafer surface. - Chemical compounds in a reactor. - Particles deposit on wafer surface forming film.

23 CVD Chemical Processes 1. Pyrolysis: Dissociation by heat (no oxygen). 2. Photolysis: Dissociation by readiant energy. 3. Reduction: Chemical reaction with hydrogen. 4. Oxidation: Chemical reaction with oxygen. 5. Redox: 3 + 4, formation of 2 compounds.

24 Reaction for depositon of SiO 2 (heat) SiH 4 + O 2 SiO 2 + 2H 2 silane oxygen silicon dioxide hydrogen

25 CVD reaction Heterogeneous: close to surface (surface catalyzed). - Good. Homogeneous: in gas phase above surface. -Bad: Gas-phase clusters, poor adhesion, defects, low density.

26 Reaction steps 1) Gas transport to deposition zone CVD Reactor Gas delivery 2) Film precursor reactions By-product 7) Desorption of by-products 8) By-product removal Exhaust 3) Diffusion of gas molecules 4) Adsorption 5) Diffusion into substrate 6) Substrate reactions Continuous film Substrate

27 Example process With silicon hydride precursor 1. SiH 4 (g) SiH 2 (g) + H 2 (g) (Pyrolysis) 2. SiH 4 (g) + SiH 2 (g) Si 2 H 6 (g) Silane and SiH 2 adsorbed. 3. Si 2 H 6 (g) 2Si (s) + 3H 2 (g) Decomposition to form final (solid) product

28 Rate limiting step Slowest step decides speed of process Mass-transport limited: Weak temperature dependence High T and p processes Reaction-rate limited: (kinetically controlled) «The liquid will not flow faster than the funnel permits». Low T gives insufficient energy. Important to maintain uniform T.

29 Gas Flow Gas flow Diffusion Product Deposited film Si substrate

30 Gas Flow We assume diffusion is the dominant transfer mechanism - On wafer surface: boundary layer with zero velocity at surface. - Narrow boundary layer: stagnant layer. Gas flow Gas flow Boundary layer Stagnant layer

31 Pressure Low pressure: - increased diffusivity, better transport of reactants. - better removal of by-products - rate-limiting step is surface reaction Can stack wafers vertically in reactor.

32 Doping during CVD Benefits: Reduction of film stress Moisture and ionic contaminant barrier SiH 4 (g) + 2PH 3 (g) + O 2 (g) SiO 2 (s) + 2P(s) + 5H 2 (g) silane phoshine oxygen silicon dioxide phosphorous hydrogen PSG glass: SiO 2 + 4 weight% P 2 O 5 - First interlayer dielectric layer - Low deposition temperature - Planar surface - Gap-filling - Ionic contaminant barrier

33 Other glasses (amorphous crystal structure) - Borosilicate glass (BSG) (diborane) - Borophosphosilicate Glass (BPSG) (boric oxide, phosphorous pentoxide) - Fluorosilicate Glass (FSG) (Silicon tetrafluoride) Silicon and Silicon Oxide Doping -Not the same! - Dopants in oxide are not acceptors/donors. - Done to improve oxide characteristics.

34 g{tç~ léâ