EE 434 Lecture 12. Process Flow (wrap up) Device Modeling in Semiconductor Processes

Similar documents
EE 434 Lecture 13. Basic Semiconductor Processes Devices in Semiconductor Processes

EE 330 Lecture 12. Devices in Semiconductor Processes. Resistors Diodes

EE382M-14 CMOS Analog Integrated Circuit Design

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

Circuits. L5: Fabrication and Layout -2 ( ) B. Mazhari Dept. of EE, IIT Kanpur. B. Mazhari, IITK. G-Number

LAYOUT TECHNIQUES. Dr. Ivan Grech

Lecture 3: CMOS Transistor Theory

MOS Capacitors ECE 2204

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

CMOS Cross Section. EECS240 Spring Dimensions. Today s Lecture. Why Talk About Passives? EE240 Process

EECS240 Spring Today s Lecture. Lecture 2: CMOS Technology and Passive Devices. Lingkai Kong EECS. EE240 CMOS Technology

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Chapter 3 Basics Semiconductor Devices and Processing

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances

VLSI GATE LEVEL DESIGN UNIT - III P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

MOS Transistor Properties Review

Section 12: Intro to Devices

an introduction to Semiconductor Devices

Lecture 12: MOS Capacitors, transistors. Context

Section 12: Intro to Devices

Extensive reading materials on reserve, including

VLSI Design and Simulation

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

MOSFET: Introduction

Chapter 6: Field-Effect Transistors

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Session 0: Review of Solid State Devices. From Atom to Transistor

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Lecture 11: MOS Transistor

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

2. (2pts) What is the major reason that contacts from metal to poly are not allowed on top of the gate of a transistor?

ECE321 Electronics I

EECS130 Integrated Circuit Devices

MOS Transistor Theory

MOS Transistor I-V Characteristics and Parasitics

EC/EE DIGITAL ELECTRONICS

EE 330 Lecture 14. Devices in Semiconductor Processes. Diodes Capacitors MOSFETs

ECEN 474/704 Lab 2: Layout Design

GaN based transistors

Chapter 13 Small-Signal Modeling and Linear Amplification

Lecture 11: J-FET and MOSFET

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Fabrication Technology, Part I

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

2. (2pts) What is the major difference between an epitaxial layer and a polysilicon layer?

The Devices. Jan M. Rabaey

Lecture 4: CMOS Transistor Theory

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lecture 12 CMOS Delay & Transient Response

Digital Integrated Circuits (83-313) Lecture 5: Interconnect. Semester B, Lecturer: Adam Teman TAs: Itamar Levi, Robert Giterman 1

Lecture 040 Integrated Circuit Technology - II (5/11/03) Page ECE Frequency Synthesizers P.E. Allen

EE105 Fall 2015 Microelectronic Devices and Circuits: Semiconductor Fabrication and PN Junctions

EE 330 Lecture 13. Devices in Semiconductor Processes. Diodes Capacitors Transistors

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

ECE-305: Fall 2017 MOS Capacitors and Transistors

Metal-oxide-semiconductor field effect transistors (2 lectures)

ENEE 359a Digital VLSI Design

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Circle the one best answer for each question. Five points per question.

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

EEE598D: Analog Filter & Signal Processing Circuits

Introduction to Power Semiconductor Devices

EE 330 Lecture 15. Devices in Semiconductor Processes. Diodes Capacitors MOSFETs

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Classification of Solids

The Physical Structure (NMOS)

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Topics to be Covered. capacitance inductance transmission lines

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

MOS CAPACITOR AND MOSFET

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Class 05: Device Physics II

6.012 Electronic Devices and Circuits

EE C245 ME C218 Introduction to MEMS Design Fall 2011

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

VLSI VLSI CIRCUIT DESIGN PROCESSES P.VIDYA SAGAR ( ASSOCIATE PROFESSOR) Department of Electronics and Communication Engineering, VBIT

EE130: Integrated Circuit Devices

Lecture 04 Review of MOSFET

figure shows a pnp transistor biased to operate in the active mode

Transcription:

EE 434 Lecture 12 Process Flow (wrap up) Device Modeling in Semiconductor Processes

Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel devices is nominally the same as that for the n-channel devices?

And the number is. 1 8 3 5 6 4 9 7 2

1 6 And the number is. 9 7 4 3 8 2 5

Quiz 6 How have process engineers configured a process to assure that the thickness of the gate oxide for the p-channel devices is nominally the same as that for the n-channel devices? Solution: The same polysilicon layer is used to form the gates of both the n-channel and the p-channel transistors SiO 2 is stripped and then regrown to assure uniformity of thin oxide across the whole wafer.

Process Flow Processing Steps Have Been Discussed Wafer Prep, Photolithography, Deposition, Etching, Diffusion, Combining these Processing Steps to Make Useful Integrated Circuits constitutes a Process Flow Each Process has a unique process flow Process flow constitutes very valuable IP

Basic Devices Devices in Standard Processes MOS Transistors n-channel p-channel Capacitors Resistors Diodes BJT (in some processes) npn pnp Niche Devices Photodetectors MESFET Schottky Diode (not Shockley) MEM Devices. Primary Consideration in This Course Limited Consideration in This Course

Basic Devices and Device Models Resistor Capacitor MOSFET Diode BJT

Basic Devices and Device Models Resistor Capacitor MOSFET Diode BJT - Resistors and Capacitors were discussed previously in the context of interconnects - Were generally considered parasitics in earlier discussions - Will now be considered as desired components - Models obviously will be very similar or identical

Basic Devices and Device Models Resistor Capacitor MOSFET Diode BJT

Resistors Generally thin-film devices Almost any thin-film layer can be used as a resistor Diffused resistors Poly Resistors Metal Resistors Thin-film adders (SiCr or NiCr) Subject to process variations, gradient effects and local random variations Often temperature and voltage dependent Ambient temperature Local Heating Nonlinearities often a cause of distortion when used in circuits Trimming possible resistors Laser,links,switches

Resistor Model W d L V I Model: R = V I

Resistivity Volumetric measure of conduction capability of a material Area is A units : ohm cm L R ρ = AR L for homogeneous material, ρ A, R, L

Sheet Resistance W d L R RW R = ( for d << w, d << L ) units : ohms / L for homogeneous materials, R is independent of W, L, R

Relationship between ρ and R R = ρ = RW L AR L ρ = A W R = W d W A ρ = R W A = W d R = d x R Number of squares, N S, often used instead of L / W in determining resistance of film resistors R=R N S

Example 1 W L R =?

Example 1 L L = W N S W

Example 1.4 8 7 6 5 4 3 2 1 R =?

Example 1.4 8 7 6 5 4 3 2 1 R =? N S =8.4 R = R (8.4)

Corners in Film Resistors Corner Rule of Thumb:.55 squares for each corner

Example 2 Determine R if R = 100 Ω /

Example 2 1 2 3 4 5 6.55 1 2 3 4 5 6 7.55 N S =17.1 R = (17.1) R R = 1710 Ω 1 2 3

Resistivity of Materials used in Semiconductor Processing Cu: 1.7E-6 Ωcm Al: 2.7E-4 Ωcm Gold: 2.4E-6 Ωcm Platinum: 3.0E-6 Ωcm n-si:.25 to 5 Ωcm intrinsic Si: 2.5E5 Ωcm SiO 2 : E14 Ωcm

Temperature Coefficients Used for indicating temperature sensitivity of resistors & capacitors For a resistor: TCR = 1 R dr dt 6 10 op. temp ppm C This diff eqn can easily be solved if TCR is a constant R R ( T ) R( T ) 2 = e 1 T 2 T 10 6 1 TCR ( ) ( ) ( ) T R T 1+ T T 2 1 2 1 6 TCR 10 Identical Expressions for Capacitors

Voltage Coefficients Used for indicating voltage sensitivity of resistors & capacitors For a resistor: VCR = 1 R dr dv 6 10 ref voltage ppm This diff eqn can easily be solved if VCR is a constant R ( V ) R( V ) 2 = e 1 V 2 V 10 6 1 VCR ( ) ( ) ( ) V R V + V V R 2 1 1 2 1 6 V VCR 10 Identical Expressions for Capacitors

Temperature and Voltage Coefficients Temperature and voltage coefficients often quite large for diffused resistors Temperature and voltage coefficients often quite small for poly and metal resistors

Capacitance and Resistance in Interconnects See MOSIS WEB site for process parameters that characterize parasitic resistances and capacitances www.mosis.org

Basic Devices and Device Models Resistor Capacitor MOSFET Diode BJT

Capacitance Parallel Plate C A 1 cond 1 insulator cond 2 A 2 C = A A = area of intersection of A 1 & A 2 d d

Capacitance Parallel Plate If C d = Cap unit area C = C d A where C d = d

Capacitance Junction Capacitor C depletion region C = A d d p n Note: d is voltage dependent -capacitance is voltage dependent -usually parasitic caps -varicapsor varactor diodes exploit voltage dep. of C