Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration

Similar documents
TCAD setup for an advanced SiGe HBT technology applied to the HS, MV and HV transistor versions

Investigation of Ge content in the BC transition region with respect to transit frequency

ELEC 3908, Physical Electronics, Lecture 18. The Early Effect, Breakdown and Self-Heating

Lecture 38 - Bipolar Junction Transistor (cont.) May 9, 2007

Investigation of New Bipolar Geometry Scaling Laws

HICUM Parameter Extraction Methodology for a Single Transistor Geometry

About Modeling the Reverse Early Effect in HICUM Level 0

Session 6: Solid State Physics. Diode

2 nd International HICUM user s meeting

Trench IGBT failure mechanisms evolution with temperature and gate resistance under various short-circuit conditions

Non-standard geometry scaling effects

A Novel Method for Transit Time Parameter Extraction. Taking into Account the Coupling Between DC and AC Characteristics

Regional Approach Methods for SiGe HBT compact modeling

MEXTRAM (level 504) the Philips model for bipolar transistors

ECE 340 Lecture 27 : Junction Capacitance Class Outline:

BEOL-investigation on selfheating and SOA of SiGe HBT

HICUM release status and development update L2 and L0

Spring Semester 2012 Final Exam

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Status of HICUM/L2 Model

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

Semiconductor Device Simulation

Introduction to Transistors. Semiconductors Diodes Transistors

Charge-storage related parameter calculation for Si and SiGe bipolar transistors from device simulation

6.012 Electronic Devices and Circuits

Chapter 7. The pn Junction

Devices. chapter Introduction. 1.2 Silicon Conductivity

The Devices. Jan M. Rabaey

13. Bipolar transistors

Accurate transit time determination and. transfer current parameter extraction

ECEN 3320 Semiconductor Devices Final exam - Sunday December 17, 2000

Trench IGBT failure mechanisms evolution with temperature and gate resistance under various short-circuit conditions

ANALYTICAL SOI MOSFET MODEL VALID FOR GRADED-CHANNEL DEVICES

Semiconductor Physics Problems 2015

Memories Bipolar Transistors

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

A High-Order Compensated Op-amp-less Bandgap Reference with 39 ppm/ºc over -260~125 ºC Temperature Range and -50 db PSRR

Forward-Active Terminal Currents

Modeling high-speed SiGe-HBTs with HICUM/L2 v2.31

Introduction to Power Semiconductor Devices

Lecture 17. The Bipolar Junction Transistor (II) Regimes of Operation. Outline

figure shows a pnp transistor biased to operate in the active mode

The Mixed-Mode Reliability Stress of Silicon-Germanium Heterojunction Bipolar Transistors

Simulation of Radiation Effects on Semiconductors

Bipolar junction transistor operation and modeling

CHAPTER 4: P-N P N JUNCTION Part 2. M.N.A. Halif & S.N. Sabki

Semiconductor Physics fall 2012 problems

Avalanche breakdown. Impact ionization causes an avalanche of current. Occurs at low doping

Institute of Solid State Physics. Technische Universität Graz. Exam. Feb 2, 10:00-11:00 P2

Decemb er 20, Final Exam

Chapter 3 Basics Semiconductor Devices and Processing

Didier CELI, 22 nd Bipolar Arbeitskreis, Würzburg, October 2009

Lecture 35 - Bipolar Junction Transistor (cont.) November 27, Current-voltage characteristics of ideal BJT (cont.)

23.0 Review Introduction

Nonlinear distortion in mm-wave SiGe HBTs: modeling and measurements

Peak Electric Field. Junction breakdown occurs when the peak electric field in the PN junction reaches a critical value. For the N + P junction,

12. Memories / Bipolar transistors

ANALYSIS OF HIGH ENERGY ION, PROTON AND Co-60 GAMMA RADIATION INDUCED DAMAGE IN ADVANCED 200 GHz SiGe HBTs

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION. Answer ONE question from each unit.

Appendix 1: List of symbols

Electronic Circuits. Bipolar Junction Transistors. Manar Mohaisen Office: F208 Department of EECE

Transistor's self-und mutual heating and its impact on circuit performance

Sheng S. Li. Semiconductor Physical Electronics. Second Edition. With 230 Figures. 4) Springer

Yun Shi. Certificate of Approval: Foster Dai Associate Professor Electrical and Computer Engineering

Digital Integrated CircuitDesign

HICUM / L2. A geometry scalable physics-based compact bipolar. transistor model

Metal-oxide-semiconductor field effect transistors (2 lectures)

Lecture 3: Transistor as an thermonic switch

Schottky Rectifiers Zheng Yang (ERF 3017,

Bipolar Junction Transistor (BJT) - Introduction

Electronic Devices & Circuits

Consider a uniformly doped PN junction, in which one region of the semiconductor is uniformly doped with acceptor atoms and the adjacent region is

Modeling and Analysis of Full-Chip Parasitic Substrate Currents

Current mechanisms Exam January 27, 2012

ELECTRONICS IA 2017 SCHEME

Chapter 13 Small-Signal Modeling and Linear Amplification

6.012 Electronic Devices and Circuits

CLASS 3&4. BJT currents, parameters and circuit configurations

Overview of Modeling and Simulation TCAD - FLOOPS / FLOODS

ECE 497 JS Lecture - 12 Device Technologies

Review Energy Bands Carrier Density & Mobility Carrier Transport Generation and Recombination

Diodes. anode. cathode. cut-off. Can be approximated by a piecewise-linear-like characteristic. Lecture 9-1

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Multiple Gate CMOS and Beyond

Lecture 17 The Bipolar Junction Transistor (I) Forward Active Regime

Measurement of e/k B. J.E. Murray, E.K. Reed, W.H. Woodham. PH 255 Group 2. January 25, Abstract Introduction..2

A new transit time extraction algorithm based on matrix deembedding techniques

EE 3329 Electronic Devices Syllabus ( Extended Play )

6.012 Electronic Devices and Circuits

Lecture 12. Semiconductor Detectors - Photodetectors

CMOS Devices. PN junctions and diodes NMOS and PMOS transistors Resistors Capacitors Inductors Bipolar transistors

The Devices. Devices

ELEC 3908, Physical Electronics, Lecture 17. Bipolar Transistor Injection Models

Hot-carrier reliability of 20V MOS transistors in 0.13 µm CMOS technology

Lecture 5 Junction characterisation

Lecture 19 - p-n Junction (cont.) October 18, Ideal p-n junction out of equilibrium (cont.) 2. pn junction diode: parasitics, dynamics

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

SOI/SOTB Compact Models

BFS469L6. World's smallest SMD 6-pin leadless package Built in 2 transitors (TR1: die as BFR460L3, TR2: die as BFR949L3)

EE 5211 Analog Integrated Circuit Design. Hua Tang Fall 2012

Transcription:

Breakdown mechanisms in advanced SiGe HBTs: scaling and TCAD calibration T. Rosenbaum 1,2,3, D. Céli 1, M. Schröter 2, C. Maneux 3 Bipolar ArbeitsKreis Unterpremstätten, Austria, November 6, 2015 1 STMicroelectronics, 38920 Crolles, France 2 CEDIC, Technische Universität Dresden, 01062 Dresden, Germany 3 IMS, Université Bordeaux I, 33405 Talence, France

Outline 2 Introduction Figures of merit for breakdown characterization P/A scaling and determination of I avl from measurements TCAD calibration of impact ionization Calibration of impact ionization parameters Tunneling current scaling Well proximity effect Determination of BV CES with TCAD Conclusion

Introduction 3 Breakdown voltages Are defined for different bias conditions BV CEO Sweep V CB until Base current reversal at fixed V BE (e.g. V BE = 0.7 V) BV CES Sweep V CB until breakdown of BC diode for V BE = 0 V BV CBO Sweep V CB until breakdown of BC diode for floating Emitter contact (I E = 0 A) Examples I B (na) 15 10 5 0 I avl I B0 0 I C (A) 10-6 10-8 10-10 Tunneling Avalanche -5-10 -15 V BE = 0.7 V 0.5 1 1.5 V CE BV CEO 10-12 10-14 V BE = 0 V 0 1 2 3 4 5 6 V CE BV CES I avl = I B I B0

Avalanche current separation 4 Zoom-in of Base current of BV CEO measurement Zero volt Base current Marks reference point of separation Current for positive bias (V BC > 0.4 V) Is influenced by injection Voltage dependence of current Linear dependence (-0.3 V < V BC < -0.3 V) Is caused by neutral base recombination taken into account by linear model I B,NBR = I B0 1 + m NBR V BC I B (na) 17.7 17.6 17.5 17.4 17.3 17.2 I B,meas linear regression V BE = 0.7 V -0.4-0.2 0 0.2 0.4 V BC I B0 Calculation of I avl and I T Linear fit with measurement data to determine m NBR Avalanche and transfer current calculation I avl = I B I B,NBR I T = I C I avl For TCAD calibration Area related components necessary perform P/A separation

P/A separation 5 P/A concept Description for total transfer current I T = J TA A E0 + J TP P E0 w E0 n + mono b sp Current components J TP J TA J TP J TA is assumed to be constant over w E0 J TP is associated with perimeter Example extraction Current separation leads to straight line 0.032 measurement linear regression I T A E0 = J TA + J TP P E0 A E0 J T (ma/µm 2 ) 0.03 0.028 Outliers Slope of extrapolation corresponds to J TP Intercept of extrapolation with P E0 /A E0 = 0 corresponds to J TA 0.026 8 10 12 14 16 18 20 P E0 /A E0 (1/µm) allows determination of current components for each bias point by linear regression

TCAD reference data 6 Area related avalanche current J avla is the result of P/A separation of I avl Method applied analog to I T Is J avla suitable for TCAD calibration? Physical background of Impact Ionization (II) Highly energetic electrons hit electrons in valence band bound electrons in valence band can get knocked out of its state causing the generation of electron hole pairs (EHP) consecutive collisions lead to avalanche (electrons are multiplied) Multiplication factor Definition M = 1 + I avl I T Process of impact ionization is associated to transfer current an error of I T will impact I avl use multiplication factor M to calibrate TCAD instead of I avl J avl (ma/µm 2 ) x 10-5 4 measurement 3.5 linear regression 3 2.5 2 1.5 V CB 1 7 9 11 13 15 P E0 /A E0 (1/µm)

7 TCAD calibration of impact ionization

Starting point 8 Calibrated 1D doping profile See reference [1] TCAD environment In-house HD simulator of TU-Dresden with 1D simulation capability N (cm -3 ) 10 20 10 19 10 18 10 17 net doping germanium 30 25 20 15 10 5 Ge (%) Avalanche model for electrons (HD) Generation rate is associated to carrier temperature 10 16 x (arb. unit) 0 G avl,n = naexp B E G k B T n Model parameters A and B are to be calibrated Adjustment procedure Run optimization on A and B for best agreement with measurement data [1] T. Rosenbaum et al., Calibration of 1D Doping Profiles of SiGe HBTs, accepted paper for Proc. IEEE BCTM, 2015.

Parameter adjustment 9 Comparison M A denotes multiplication factor of area component Initial parameters A = 2.514e+015 1/s, B = 4.869 Adjusted parameters for best fit A = 1.770e+014 1/s, B = 3.668 very good agreement for analyzed bias range Extended bias range Forced V BE measurement available up to V CB = 5 V (single transistor data only) V BE = 0.6 V Need to assume identical scaling to obtain M A Good agreement with measurement data up to V CB = 2 V Markers correspond to meas Lines correspond to simulation Deviation for V CB > 3 V? M A -1 M A -1 10-3 10-4 10-5 measurement initial adjusted 10-6 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 V CB 10 1 10 0 10-1 10-2 10-3 10-4 10-5 V BE = 0.7 V V BE = 0.6 V 10-6 0 1 2 3 4 5 V CB

Including impact ionization of holes 10 Electron hole pair (EHP) generation Can also be triggered by holes Is the process relevant for npn transistors? At low electric fields the EHP generated by holes is negligible as the amount of holes is small For large electric fields holes of EHP generated by electrons can cause an avalanche Simulation rerun improves result Avalanche for holes activated Using standard parameters M A -1 10 1 10 0 10-1 10-2 10-3 10-4 II n + II p 10-6 0 1 2 3 4 5 V CB 10-5 measurement II n [2] C. Canali et al., Experimental and Monte Carlo analysis of impact-ionization in AlGaAs/GaAs HBTs, IEEE Transaction on Electron Devices, 1996. [2]

Final calibration result 11 Final steps for calibration of avalanche parameters 1. Adjust hole parameters for extended measurement range 2. Check agreement for standard range and re-adjust parameters for electrons 3. Loop for best fit For holes, DD transport is assumed => different II description Avalanche model for holes (DD) Comparison Initial parameters A = 2.514e+15 1/s, B = 4.869 a p = 1.582e+06 1/cm, F p = 2.036e+06 V/cm Adjusted parameters for best fit A = 1.250e+14 1/s, B = 3.552 a p = 1.3213e+06 1/cm, F p = 1.2938e+06 V/cm good agreement for whole bias range F p G avl,p = pv sp a p exp grad φ p Both V BE = 0.6 and V BE = 0.7 V are captured reasonably well Onset of breakdown is captured (see red circle) M A -1 10 1 10 0 10-1 10-2 10-3 10-4 10-5 V BE = 0.7 V V BE = 0.6 V 10-6 0 1 2 3 4 5 V CB

BV CEO vs. B f comparison 12 TCAD limits Base current is usually insufficiently accurate Caused by recombination component of E contact and maturity of the process typically, I B cannot be determined reliably from TCAD simulations workaround for BV CEO required Plot breakdown voltage vs. current gain Assuming breakdown at an arbitrary V CE I avl must be as large as I B at breakdown condition calculate B f from I avl and I T I T I avl BV CEO = I BB f I B = B f I C (µa) 1 0.8 0.6 0.4 Example 0.2 I T 0 0 1 2 3 4 V CE I avl BV CEO 3 2.5 2 1.5 Area related components V BE = 0.6 V measurement simulation 1 10 1 10 2 10 3 10 4 10 5 B f Good agreement with measurement data BV CEO = 1.49 V (sim) vs. 1.48 V (meas)

Tunneling current scaling 13

P/A separation 14 Measurement data overview V BE = 0 V, V CB sweep until breakdown BE diode deactivated, BC diode in reverse operation Leads to tunneling and avalanche current of BC diode I C (A) 10-5 10-6 10-7 10-8 10-9 l = 4.5 µm l = 9 µm Tunneling Avalanche 10-10 3 3.5 4 4.5 5 5.5 V CB I C (A) 10-5 10-6 10-7 10-8 10-9 10-10 3 3.5 4 4.5 5 5.5 V CB w Unexpected device behavior Increasing current with decreasing width, or (if excluding smallest width) no dependence of I C with Emitter width Tunneling current Seems to be associated with transistor periphery Increased Collector doping at periphery?

Well proximity effect 15 Linear regression on measurement data Leads to negligible area component I tuna Smallest transistor widths excluded from fit tunneling current is a perimeter associated phenomenon indicator for increased Collector doping at periphery Well proximity effect (WPE) Name originates from well implant of CMOS processes Implant is used to protect devices from latch-up effect Implanted ions scatter from photoresist Ions are embedded at lateral photoresist boundary Ions contribute to peripheral doping profile For SiGe HBTs, the WPE affects the SIC implant ions are attached to Collector periphery J C (ma/µm 2 ) 14 x 10-5 12 10 8 6 4 2 [2] measurement linear regression 7 9 11 13 15 P E0 /A E0 (µm) [3] P. G. Drennan et al., Implications of Proximity Effects for Analog Design, IEEE 2006 Custom Integrated Circuits Conference, 2006.

Calibration of tunneling parameters 16 Feasibility Used process does not exhibit an area related tunneling component Peripheral doping profiles are not known accurately Process-TCAD does not take into account the WPE calibration of tunneling is not feasible Assuming standard parameters for tunneling mechanisms Avalanche, trap-assisted tunneling (TAT) and band-to-band (B2B) tunneling taken into account for simulations J CA (A/µm 2 ) 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 Simulation (area related comp.) 10-14 2 2.5 3 3.5 4 4.5 5 5.5 V CE BV CES Similar breakdown voltages 0 1 2 3 4 5 6 V CE BV CES 5.3 V (sim.) vs. 5.7 V (meas.) But: tunneling current cannot be compared (single transistor vs. area component) I C (A) 10-6 10-8 10-10 10-12 10-14 Measurement (single device)

Sensitivity analysis 17 Tunneling current parameter influence Parameters determine shape of I C (V CE ) curve (V BE = 0 V) But at breakdown condition: carrier impacts multiply infinitely tunneling parameters should not play a major role, as already a small amount of carriers will trigger breakdown Band to band tunneling model Field dependent description Parameters f B2B, γ B2B and b B2B F γ 3/2 B2B V g G B2B = f B2B exp b B2B V g F TCAD analysis f B2B variation (span of 2 decades) Minimum value: 3.5e20 Reference value: 3.5e21 Maximum value: 3.5e22 BV CES variation 5.20 V 5.37 V variation relatively small, but standard parameter set should be taken into account J CA (A/µm 2 ) 10-6 10-7 10-8 10-9 10-10 10-11 10-12 10-13 f B2B 10-14 2 2.5 3 3.5 4 4.5 5 5.5 V CE

Conclusion 18 Introduction on breakdown of SiGe HBTs Physical mechanisms Impact ionization, tunneling Corresponding figures of merit BV CEO, BV CES TCAD calibration of an advanced SiGe HBT technology [4] P/A separation of measurement data Calibration of impact ionization parameters Both holes and electron parameters adjusted to measurements Suitability for future doping profiles yet to be verified Tunneling current scaling Well proximity effect Determination of BV CES with TCAD successful Sensitivity analysis of tunneling on BV CES [4] P. Chevalier et al. «A 55 nm Triple Gate Oxide 9 Metal Layers SiGe BiCMOS Technology Featuring 320 GHz ft / 370 GHz fmax HBT and High-Q Millimeter-Wave Passives». Proc. IEEE IEDM, 2014.

References 19 [1] T. Rosenbaum et al., Calibration of 1D Doping Profiles of SiGe HBTs, accepted paper for Proc. IEEE BCTM, 2015. [2] C. Canali et al., Experimental and Monte Carlo analysis of impact-ionization in AlGaAs/GaAs HBTs, IEEE Transaction on Electron Devices, 1996. [3] P. G. Drennan et al., Implications of Proximity Effects for Analog Design, IEEE 2006 Custom Integrated Circuits Conference, 2006. [4] P. Chevalier et al. «A 55 nm Triple Gate Oxide 9 Metal Layers SiGe BiCMOS Technology Featuring 320 GHz ft / 370 GHz fmax HBT and High-Q Millimeter-Wave Passives». Proc. IEEE IEDM, 2014.

Thank you for your attention! 20