CMSC 313 Lecture 17. Focus Groups. Announcement: in-class lab Thu 10/30 Homework 3 Questions Circuits for Addition Midterm Exam returned

Similar documents
CMSC 313 Lecture 18 Midterm Exam returned Assign Homework 3 Circuits for Addition Digital Logic Components Programmable Logic Arrays

CMSC 313 Lecture 18 Midterm Exam returned Assign Homework 3 Circuits for Addition Digital Logic Components Programmable Logic Arrays

CMSC 313 Lecture 16 Postulates & Theorems of Boolean Algebra Semiconductors CMOS Logic Gates

Combinational Logic. By : Ali Mustafa

Midterm Exam Two is scheduled on April 8 in class. On March 27 I will help you prepare Midterm Exam Two.

Chapter 5 Arithmetic Circuits

CMSC 313 Lecture 17 Postulates & Theorems of Boolean Algebra Semiconductors CMOS Logic Gates

CSE 140L Spring 2010 Lab 1 Assignment Due beginning of the class on 14 th April

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Floating Point Representation and Digital Logic. Lecture 11 CS301

Systems I: Computer Organization and Architecture

CMSC 313 Lecture 16 Announcement: no office hours today. Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

Adders - Subtractors

Chapter 03: Computer Arithmetic. Lesson 03: Arithmetic Operations Adder and Subtractor circuits Design

CMSC 313 Lecture 15 Good-bye Assembly Language Programming Overview of second half on Digital Logic DigSim Demo

CMSC 313 Lecture 19 Combinational Logic Components Programmable Logic Arrays Karnaugh Maps

ELCT201: DIGITAL LOGIC DESIGN

CMSC 313 Lecture 19 Homework 4 Questions Combinational Logic Components Programmable Logic Arrays Introduction to Circuit Simplification

UNIVERSITI TENAGA NASIONAL. College of Information Technology

Chapter 4: Designing Combinational Systems Uchechukwu Ofoegbu

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

COMBINATIONAL LOGIC FUNCTIONS

Digital Logic. CS211 Computer Architecture. l Topics. l Transistors (Design & Types) l Logic Gates. l Combinational Circuits.

Adders, subtractors comparators, multipliers and other ALU elements

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

Carry Look Ahead Adders

ECE 545 Digital System Design with VHDL Lecture 1. Digital Logic Refresher Part A Combinational Logic Building Blocks

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Intro To Digital Logic

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Total Time = 90 Minutes, Total Marks = 100. Total /10 /25 /20 /10 /15 /20

Experiment 7: Magnitude comparators

CS 226: Digital Logic Design

Chapter 2: Boolean Algebra and Logic Gates

Midterm Examination # 1 Wednesday, February 25, Duration of examination: 75 minutes

KUMARAGURU COLLEGE OF TECHNOLOGY COIMBATORE

Combina-onal Logic Chapter 4. Topics. Combina-on Circuit 10/13/10. EECE 256 Dr. Sidney Fels Steven Oldridge

Lecture 22 Chapters 3 Logic Circuits Part 1

SAMPLE ANSWERS MARKER COPY

Overview. Arithmetic circuits. Binary half adder. Binary full adder. Last lecture PLDs ROMs Tristates Design examples

Combinational Logic Design Arithmetic Functions and Circuits

Sample Test Paper - I

Logic. Combinational. inputs. outputs. the result. system can

CprE 281: Digital Logic

14:332:231 DIGITAL LOGIC DESIGN

Section 3: Combinational Logic Design. Department of Electrical Engineering, University of Waterloo. Combinational Logic

EEE130 Digital Electronics I Lecture #4

CSE 140 Spring 2017: Final Solutions (Total 50 Points)

Digital Logic Design ENEE x. Lecture 14

Computer organization

ECE 545 Digital System Design with VHDL Lecture 1A. Digital Logic Refresher Part A Combinational Logic Building Blocks

EE40 Lec 15. Logic Synthesis and Sequential Logic Circuits

Combinational Logic. Course Instructor Mohammed Abdul kader

EECS150 - Digital Design Lecture 19 - Combinational Logic Circuits : A Deep Dive

Chapter 2 Combinational Logic Circuits

COE 202: Digital Logic Design Combinational Circuits Part 2. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

Learning Objectives 10/7/2010. CE 411 Digital System Design. Fundamental of Logic Design. Review the basic concepts of logic circuits. Dr.

Binary addition by hand. Adding two bits

Combinational Logic. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C.

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Circuits & Boolean algebra.

Menu. Binary Adder EEL3701 EEL3701. Add, Subtract, Compare, ALU

Review for Test 1 : Ch1 5

Lecture 2 Review on Digital Logic (Part 1)

Fundamentals of Digital Design

Combinational Logic. Mantıksal Tasarım BBM231. section instructor: Ufuk Çelikcan

CPE100: Digital Logic Design I

Switches: basic element of physical implementations

Cs302 Quiz for MID TERM Exam Solved

CSE140: Components and Design Techniques for Digital Systems. Logic minimization algorithm summary. Instructor: Mohsen Imani UC San Diego

CSE 140 Midterm I - Solution

Chapter 4: Combinational Logic Solutions to Problems: [1, 5, 9, 12, 19, 23, 30, 33]

Combinational Logic. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C.

ELECTRONICS & COMMUNICATION ENGINEERING PROFESSIONAL ETHICS AND HUMAN VALUES

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

211: Computer Architecture Summer 2016

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

Module 2. Basic Digital Building Blocks. Binary Arithmetic & Arithmetic Circuits Comparators, Decoders, Encoders, Multiplexors Flip-Flops

COSC 243. Introduction to Logic And Combinatorial Logic. Lecture 4 - Introduction to Logic and Combinatorial Logic. COSC 243 (Computer Architecture)

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Chapter 2 Boolean Algebra and Logic Gates

UNIT 4 MINTERM AND MAXTERM EXPANSIONS

Digital Techniques. Figure 1: Block diagram of digital computer. Processor or Arithmetic logic unit ALU. Control Unit. Storage or memory unit

Adders, subtractors comparators, multipliers and other ALU elements

CSE140: Components and Design Techniques for Digital Systems. Decoders, adders, comparators, multipliers and other ALU elements. Tajana Simunic Rosing

CprE 281: Digital Logic

CHAPTER1: Digital Logic Circuits Combination Circuits

Chapter 7 Logic Circuits

PG - TRB UNIT-X- DIGITAL ELECTRONICS. POLYTECHNIC-TRB MATERIALS

Combinational Logic. Review of Combinational Logic 1

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

Logic Gate Level. Part 2

Chapter 2: Switching Algebra and Logic Circuits

Principles of Computer Architecture. Appendix B: Reduction of Digital Logic. Chapter Contents

Boolean Algebra & Logic Gates. By : Ali Mustafa

Digital Logic (2) Boolean Algebra

Digital System Design Combinational Logic. Assoc. Prof. Pradondet Nilagupta

Transcription:

Focus Groups CMSC 33 Lecture 7 Need good sample of all types of CS students Mon /7 & Thu /2, 2:3p-2:p & 6:p-7:3p Announcement: in-class lab Thu /3 Homework 3 Questions Circuits for Addition Midterm Exam returned UMBC, CMSC33, Richard Chang <chang@umbc.edu>

CMSC 33, Computer Organization & Assembly Language Programming, section Fall 23 Homework 3 Due: October 3, 23. (2 points) Draw schematics for the following functions using AND, OR and NOT gates. (Do not simplify the formulas.) (a) X(Y + Z) (b) X + Y Z (c) X(Y + Z) (d) W(X + Y Z) 2. ( points) Question A.3, page 493, Murdocca & Heuring 3. ( points) Prove the Consensus Theorem AB + AC + BC = AB + AC using the postulates and theorems of Boolean algebra (except the Consensus Theorem itself) in Table A- (p. 45). Hint: use absorption creatively. 4. (4 points) For each CMOS circuit below, (a) Provide a truth table for the circuit s function. (b) For diagram (a), write down the Sum-of-Products (SOP) Boolean formula for the truth table. For diagram (b), wrtie down the Product-of-Sums (POS) Boolean formula. (c) Simplify the SOP or POS formula using the postulates and theorems of Boolean Algebra (p. 45). Show all work. (d) Draw the logic diagram of the simplified formula using AND, OR, NAND, NOR and NOT gates. +5v A +5v A B z B z C D C D GND GND (a) (b)

Last Time Postulates & Theorems of Boolean Algebra Periodic Table & Semiconductors P-N junction Field-Effect Transistors CMOS Logic Gates UMBC, CMSC33, Richard Chang <chang@umbc.edu>

Half Adder Inputs: A and B Outputs: S = lower bit of A + B, c out = carry bit A B S c out Using Sum-of-Products: S = AB + AB, c out = AB. Alternatively, we could use XOR: S = A B.

Adder Inputs: A, B and c in Outputs: S = lower bit of A + B, c out = carry bit A B c in S c out S = ABC + ABC + AB C + ABC = A B C. c out = MAJ3 = AB + BC + AC. 2

3-6 Ripple Carry Adder Two binary numbers A and B are added from right to left, creating a sum and a carry at the outputs of each full for each bit position. b 3 a 3 c 3 b 2 a 2 c 2 b a c b a c c 4 s 3 s 2 s s

3-7 Constructing Larger Adders A 6-bit can be made up of a cascade of four 4-bit ripplecarry s. a 5 a 4 a 3 a 2 b 5 b 4 b 3 b 2 b 3 a 3 b 2 a 2 b a b a c 6 4-Bit Adder #3 c 2 c 4 c... 4-Bit Adder # s 5 s 4 s 3 s 2 s 3 s 2 s s

3-8 Subtractor Truth table and schematic symbol for a ripple-borrow subtractor: a i b i bor i diff i bor i+ b i a i bor i+ subtractor diff i (a i b i ) bori

3-9 Ripple-Borrow Subtractor A ripple-borrow subtractor can be composed of a cascade of full subtractors. Two binary numbers A and B are subtracted from right to left, creating a difference and a borrow at the outputs of each full subtractor for each bit position. b 3 a 3 b 2 a 2 b a b a bor subtractor subtractor subtractor subtractor bor 4 diff 3 diff 2 diff diff

3- Combined Adder/Subtractor A single ripple-carry can perform both addition and subtraction, by forming the two s complement negative for B when subtracting. (Note that + is added at c for two s complement.) b 3 b 2 b b ADD / SUBTRACT a 3 a 2 a a c c 4 s 3 s 2 s s

3-2 Carry-Lookahead Addition Carries are represented in terms of G i (generate) and P i (propagate) expressions. G i = a i b i and P i = a i + b i c = c = G c 2 = G + P G c 3 = G 2 + P 2 G + P 2 P G c 4 = G 3 + P 3 G 2 + P 3 P 2 G + P 3 P 2 P G

3-22 Carry Lookahead Adder b 3 a 3 b 2 a 2 b a b a G 3 P 3 G 2 P 2 G P G Maximum gate delay for the carry generation is only 3. The full s introduce two more gate delays. Worst case path is 5 gate delays. c 4 c 3 c 2 c c s 3 s 2 s s

In-class Labs Homework 3 due Homework 4 assigned Next Time UMBC, CMSC33, Richard Chang <chang@umbc.edu>