REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

Similar documents
#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS

A01 REVISIONS DWG-CONV, DC-DC, 24VI, 5.1VO RELEASE RLS 7/18/01. Supplier Change Restrictions

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S.

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

FREEDOM KE02Z. 1 Title 2 Block Diagram 3 KE02Z MCU. 4 OpenSDA INTERFACE. 5 I/O Headers and Power Supply. Initial Draft 02/01/13

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Revisions. TWR-LCD-RGB Drawn by: Initial Release 15-JUL-11

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

PCIextend 174 User s Manual

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

MT9V128(SOC356) 63IBGA HB DEMO3 Card

SCHEMATIC REV. DRAWING NO RELAY CONTROL CHART A A DE N V C L O REVISIONS

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Quickfilter Development Board, QF4A512 - DK

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

P&E Embedded Multilink Circuitry

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

M13 M14 FQP FFP VC1 VC2 VC3 MIX ATNEXPOT ADSR1 BM-VCF FAH1 FAW1 H W ATNEXPOT LFO FAH2 FAW2 H W +10VR FFP BP FQP FAH1 FAW1 FAH2 FAW2 R2 100K M15

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

CD300.

HF SuperPacker Pro 100W Amp Version 3

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

S08P-LITE. 1 Title Page 2 Block Diagram 3 MCU & Arduino Headers 4 OSBDM & Power Supply 5 On-board Peripherials S08P-LITE. 23-Jun-17. V3.

Generated by Foxit PDF Creator Foxit Software For evaluation only.

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

POWER Size Document Number Rev Date: Friday, December 13, 2002

( ) CAGE ASSEMBLY ( )

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

institution: University of Hawaii at Manoa

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

U1-1 R5F72115D160FPV

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

Amphenol Canada Corp.

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

Host MSP430. dacqs_host_board 12/7/2016 9:26 PM. U1 Value +3V3 AVCC_HOST UART_1_TX UART_1_RX MSP_SCLK UART_2_TX UART_2_RX CUTDOWN_EN MSP_SS

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

10Ω, Quad, SPST, CMOS Analog Switches

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

GP 00 CAGE ASSEMBLY ( ) (DIM.A) EMI SPRING EMI SPRING ( ) ( ) AS SHOWN CONTACT ORGANIZER HOUSING

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

All use SMD component if possible

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

Precision, Quad, SPST Analog Switches

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

EMI SPRINGS OUTER LIGHT PIPES , SCALE 5:1 REVERSED OUTER LIGHT PIPES , SCALE 5:1

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

RAMS C, 16 GA SLITTER 23

LED POWER STAGE1 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE2 NOT_EN LED+ PWM LED- 12V. LED Power Stage LED POWER STAGE3 NOT_EN LED+ PWM

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

Amphenol Canada Corp.

XIO2213ZAY REFERENCE DESIGN

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

A-A DIM D PLC CONTACT PLATING: NOBLE METAL PLATING ON CONTACT FUNCTIONAL AREA OF POWER AND SIGNAL CONTACTS

SCHEMATIC REV. DRAWING NO. 9649EE01 REVISIONS JUMPER TABLE CONTROL CHART A A DE N V C L O

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

H-LCD700 Service Manual

NXP Automotive S12ZVMBEVB C U S T O M E R E V B

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

Z-Z DIM L #.010 THRU PLC NOT RELEASED FOR PRODUCTION VARIABLE DIMENSIONS SHOWN ON VIEW (SHEET 3 AND 4). DIM W

Revision History. EFM32 Wonder Gecko MCU Plugin. Rev. Description. Board Function. Page. EFM32 Wonder Gecko MCU Plugin Board

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

STSPIN32F0A advanced 3-phase BLDC driver with embedded STM32 MCU single shunt evaluation board. Description

Discovery Guide. Beautiful, mysterious woman pursued by gunmen. Sounds like a spy story...

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

12V SMPS_1_2 SMPS_4/5 SMPS6 VDD_CORE VDD_MPU VDD_DSP 5V0 PS_3V3 VDD_3V3 5V0 .01, C2 5V0_SNS 10.2K,1% 100uF,10V 1.91K PS_3V3 .

20-JUNE-14 SCHEMATIC HSC REV. DRAWING NO.

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM

IO_RX_05 IO_RX_00 IO_RX_04 IO_RX_03 IO_RX_02 U8-A IF1P_RX. 33pF. 33pF 33pF. IF1N_RX 200ohm ustrips U8-D 5 ANA_DEC C63 C59 C61 C64 C62. 33pF. 0.

3 Different test points used in design: TPx - Test point pad. TPHx - Through Hole Pad Large (for standard 0.1" header). Also used on IO Matrix (IOMx)

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

0603/15p/10v L R/100MHz. 100nF/50V. 100nF/16V. 100nF/50V C105 C106 C108 C107 GND GND GND GND

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

Virtex 5 FF1136 DUT. Single Ended Socket Clocks 2X. Differential SMA MGT Clocks 2X D. Differential SMA Clocks 2X. Upstream Connector.

Transcription:

REVISION HISTORY Notes - Unless otherwise noted. Resistances values in Ohms. apacitance values in micrarads (uf). ll 0.uF and 0.0uF capactors are decoupling and should be placed near the I they are shown with. REV INITIL SHEMTI REMOVE NLOG SWITHES HNGE FEEK ESRIPTION TE 0-0-0 0--0 ENG IY KS HNGE THE SIZE OF THE SENSE RESITORS E PULL-UP/PULL-OWN ON SPI LINES REMOVE 0-OHM RESISTORS ON URRENT SENSE 0--0 KS FIXE RV0 URRENT SENSE POLRITY NO-POP LL EXTERNL URRENT SENSE OMPONENTS HNGE TO V 00 PKGE FETS HNGE TO VISHY SUM0N0-MH HNGE URRENT SENSE RESISTORS TO mohm REONFIGURE US PS SPLIT POWER ONNETOR INTO TWO ONNETORS 0--0 JPW LYOUT HNGES TO IMPROVE GROUN ONNETIONS FOR E-OUPLING PITORS 0,, RETE OM VRINT FOR RV0 HNGE R, R, R TO K HNGE R, R TO K ( RV0 ONLY) 0--0 KS POPULTE EXTERNL GIN OP-MPS N HNGE ONNETIONS FOR THESE TO UGHTER R 0--0 Page - Title - Index - Revisions Page - lock iagram Page - RV0/RV0 Page - Isolation ircuitry Page - IMM Socket - onnectors - Switches Page - Power Input - Voltage Regulators - urrent Sense mplifiers Page - Half ridges - Motor Output Engineering 0 E Henrietta Rd Rochester, NY p. () -0 f. () - www.dengineering.com Engineering - TI - RV0/RV0 EVM - High urrent Title - Index - Revisions www.engineering.com Size GE ode WG NO Rev V <oc> Friday, January 0, 0

Engineering 0 E Henrietta Rd Rochester, NY p. () -0 f. () - www.dengineering.com Engineering - TI - RV0/RV0 EVM - High urrent lock iagram www.engineering.com Size GE ode WG NO Rev ustom V <oc> Friday, January 0, 0

PV R /0W 0K_% % R R GN V_V GN [] FULTn V_.V V_.V R 0K_% % /0W [] OTWn Q Si 0m 0V R0 0K_% % /0W TP TP-LOOP-ORNGE LE RE 0m Vf = V TP TP R 0K_% % /0W R /0W 0 % [] EN_GTE GN GN GN R 0.0 % /0W R.K_% % /0W R 0K_% % /0W R K % /0W PWRG GN [] _L 00pF GN GN 0V 0% pf R K % /0W R /0W.0K_% % 0V % R /0W % [] /SS [] SI [] SO [] SLK [] PWM_H [] PWM_L [] PWM_H [] PWM_L [] PWM_H [] PWM_L [,] S0 [,] S0 [] [] [] [] SN SP SN SP 0V 0.0uF 0% V_.V 0 0 0 U RT_LK OMP VSENSE T P P EN_GTE OTW FULT SS/M_PWM V SI/M_O SO/GIN GN SLK/O_J PP _L INH_ INL_ INH_ INL_ ST_ INH_ INL_ GH_ SH_ GL_ REF SL_ S0 S0 ST_ SN SP SN SP SS_TR EN_UK PV PV PV ST_K PH PH 0 PWRG V_SPI/IS V GV GH_ SH_ GL_ 0 SL_ ST_ GH_ SH_ GL_ SL_ V_SPI/IS GN 0.uF GN 0V 0% 0.0uF 0V 0% GH_ [] GL_ [] SL_ [] GH_ [] GL_ [] SL_ [] 0.uF GH_ [] GL_ [] SL_ [] 0.uF 0.uF 0V 0% 0V 0% 0V 0% uf V 0% GN SH_ [] SH_ [] SH_ [].uf 00V 0%.uF V 0% PV GN 0.uF 00V 0% 0 uf V 0% [] /SS [] SI [] SO [] SLK.uF 00V 0% GN PV GN V_.V 0.uF 00V 0% uh. 00-G 00V R0 R L R R uf V 0% R R uf V 0% V_V GN R R 0.uF 0V 0% RV0 Q Si 0m 0V V_.V V_.V GN LE YELLOW Vf=.V 0m R /0W 0 % GN GN 0.uF 0V 0% R 0.0 V_SPI/IS GN 0.uF Engineering 0 E Henrietta Rd Rochester, NY p. () -0 f. () - www.dengineering.com Engineering - TI - RV0/RV0 EVM - High urrent RV0 www.engineering.com Size ustom GE ode WG NO Rev V <oc> Friday, January 0, 0

V_V VI_.V R U +VI +VO +VI U IN OUT /W % uf V 0% GN -VI -VO H000S IGN IGN 0.uF 0V 0% IGN GN EN NR TPS 0.uF 0V 0%.uF 0V 0% IGN IGN V_.V [] N-RX [] N-TX GN 0.uF 0V 0% U V RX TX GN ISO00U V NH NL GN N-H N-L IGN uf V 0% JP IGN J HEERx GN 0.uF 0V 0% IGN GN IGN R 0 /0W % JUMPER TP0 V_.V VI_.V TP-LOOP-LK [] SPI-SOMI [] SPI-SIMO [] SPI-LK [] SPI-STE GN V_.V GN 0 U GN. EN IN OUT OUT OUT GN. V ISO GN. EN OUT IN IN IN GN. V IGN is-i is-o ilk-o igpio VI_.V IGN IGN HEERx J IGN GN 0.uF 0V 0% IGN 0.uF 0V 0% Engineering 0 E Henrietta Rd Rochester, NY p. () -0 f. () - www.dengineering.com Engineering - TI - RV0/RV0 EVM - High urrent Isolation ircuitry www.engineering.com Size GE ode WG NO Rev ustom V <oc> Friday, January 0, 0

J J HEERx HEERx V_.V GN V_.V GN R.K_% % /0W R.K_% % /0W SW SW PUSH-SPST NO V 00m SI STOP SW SW PUSH-SPST NO V 00m 0 J0 GN STRT 0.uF 0V 0% GN SO SLK_ /SS 0.uF 0V 0% V_V GN JP JUMPER R0 /0W 0 % 0. uf V 0% V_V_ GN EMU0 TRSTn TO TI N-TX GPIO- QEPI QEP SPI-STE SPI-SOMI /SS SO FULTn OTWn _L P _PWM PWM_L PWM_L PWM_L -Vhb EXT_I-F I-F I-F I-TOTL I-F EXT_I-F J 00 EMU0 TRSTn T0 TI +V IN GPIO- GPIO- GPIO- +V IN GPIO- 0 GPIO- GPIO- GPIO- +V IN GPIO- GPIO- GPIO- GPIO- +V IN GPIO- 0 GPIO- GPIO- GPIO- +V IN GPIO- GPIO- GPIO- GPIO- N/GPIO- - 0 N/GPIO- - N/GPIO- - VREFHI - GN - GN - 0 GN - GN -0 GN-ISO N N N N V-ISO IMM00 EMU 0 TMS TK GN GPIO- GPIO- GPIO-0 GPIO- GPIO-/ GPIO- GPIO-0 0 GPIO- GPIO- GN GPIO- GPIO- GPIO- GPIO- GPIO-/0 GPIO- GPIO-0 0 GPIO-0 GPIO-0 GN GPIO-0 GPIO-0 GPIO-0 GPIO-00 N/GPIO- - N/GPIO- 0 - N/GPIO- - VREFLO - GN - GN _ GN 0 _ GN -0 GN-ISO N N N N V_ISO EMU TMS TK N-RX GPIO- EN_GTE STTUS QEP SPI-LK SPI-SIMO SLK_ SI LE- LE- P P _PWM _PWM _PWM PWM_H PWM_H PWM_H -Vhb EXT_I-F I-F -Vhb I-F VUS I-F TSI GN GN V_.V R K % /0W R 0 /0W % R /0W 0 % R /0W 0 % R /0W 0 % GN GN GN GN LE 0m Vf = V Q N00E m 0V 0 0. uf V 0% 0. uf V 0% 0. uf V 0% To Isolation ircuit To RV From RV 0.uF 0V 0% SPI-SOMI SPI-STE N-TX N-RX SPI-LK SPI-SIMO GN V_.V GN R 0K -turn J SPI-SOMI [] SPI-STE [] N-TX [] N-RX [] SPI-LK [] SPI-SIMO [] HEERx LE- LE- PWM_L PWM_H PWM_L PWM_H PWM_L PWM_H SLK_ R 0.0 0.uF 0V 0% SO SI /SS _L EN_GTE V_.V GN U PWM_L [] PWM_H [] PWM_L [] PWM_H [] PWM_L [] PWM_H [] SLK [] SO [] SI [] /SS [] _L [] SNLVGVR -Vhb -Vhb -Vhb FULTn OTWn I-TOTL I-F I-F I-F EXT_I-F EN_GTE [] EXT_I-F EXT_I-F [] U SNLVGVR U SNLVGVR EXT_I-F R /0W 0 % -Vhb [] -Vhb [] -Vhb [] FULTn [] OTWn [] I-TOTL [] I-F [] I-F [,] I-F [,] EXT_I-F [] EXT_I-F [] R /0W 0 % LE0 0m Vf = V GN LE 0m Vf = V V_.V QEP QEP QEPI P P P V_.V GN V_.V 0.uF 0V 0% U V_V HEERx V V OE TX00PW 0 GN 0.uF 0V 0% V_V E E E E E E GN R K % /0W 0.00uF 0V 0% R0 K % /0W 0.00uF 0V 0% R K % /0W 0.00uF 0V 0% R K % /0W 0.00uF 0V 0% R K % /0W 0 0.00uF 0V 0% V_V GN R K % /0W 0.00uF 0V 0% V_V GN J HEERx J0 HEERx V_.V TMS TI TO TK EMU0 PV R.K_% % /0W VUS R.K_% % /0W J HEERx 0 TRSTn EMU J GN HEERx GPIO- GPIO- V_V GN EN_GTE QEPI QEP OTWn P P _PWM PWM_L PWM_L PWM_H PWM_H -Vhb VUS I-F TSI 0 0 0 0 Engineering 0 E Henrietta Rd Rochester, NY p. () -0 f. () - www.dengineering.com Engineering - TI - RV0/RV0 EVM - High urrent J HEER0x STTUS QEP FULTn P _L _PWM _PWM _PWM PWM_L PWM_H -Vhb -Vhb I-F I-TOTL I-F V_V GN GN GN GN www.engineering.com IMM Socket - onnectors - Switches Size GE ode WG NO Rev ustom V <oc> Friday, January 0, 0

.V Voltage Regulator,.V Reference Voltage V_.V MIN POWER IN User Power ccess V_V [] SENSE_P [] SENSE_N [] SENSE_P.uF 0V 0% GN R K.% 000pF R K.% R0 K.% 000pF U IN GN EN TPS REF_.V REF_.V OUT GN GN GN GN GN V_.V GN V_.V V_.V [,] S0 I-F [,] GN External urrent Sense mplifiers R0 0K.% + - + - NR TP U0 U TLVVR R 0K.% R0 0K.% TLVVR 0.uF 0V 0% R 0 0.uF R 0 0.uF TP 0.uF 0V 0% R 0 TP TP R 0 TP TP-LOOP-ORNGE.uF 0V 0% EXT_I-F [] TP TP-LOOP-ORNGE TP-LOOP-RE GN R 0K.%.% /0W R 0K.%.% /0W V_.V GN REF_.V + - V_.V GN GN GN REF_.V V_.V 0.uF TP R TP 0K.% TP TP-LOOP-ORNGE U GN TP-LOOP-ORNGE [] SENSE_P R K.% + EXT_I-F [] R 0 EXT_I-F [] - TLVVR R0 0 I-F [] 000pF U OP R /0W 0 % GN Ground Test Points TP Mounting Holes MH MH TP-LOOP-LK TP MH TP-LOOP-LK MH R 0.uF 0V 0% TP TP-LOOP-LK TP0 TP TP-LOOP-LK MH MH MH 0.uF 0V 0% TP-LOOP-RE MH PV NOM = V MX = 0V J TERM LOK HEER x J TERM LOK HEER x V Output J TERM LOK x GN GN 0uF 0V 0% PV GN V_V TP TP-LOOP-RE 0 000uF 00V 0% 0.uF 0V 0% TP TP-LOOP-RE J HEERx PV GN PV GN V_.V GN EMI Snubber PV GN Power Indicator LEs 0.uF 00V 0% LE 0m Vf = V R.K_% % /0W V_V GN R. % /W 0.0uF 00V 0% LE 0m Vf = V R 0 % /0W [] SENSE_N R0 K.% GN R0 0K.% GN TP TP-LOOP-ORNGE [] SENSE_N R0 K.% GN R0 0K.% GN Engineering 0 E Henrietta Rd Rochester, NY p. () -0 f. () - www.dengineering.com [,] S0 I-F [,] Engineering - TI - RV0/RV0 EVM - High urrent TP GN www.engineering.com Wednesday, February, 0 Power Input - Voltage Regulators - urrent Sense mplifiers Size GE ode WG NO Rev ustom V <oc>

TP J TP-LOOP-ORNGE TP TP-LOOP-ORNGE TP [] -Vhb R0 /0W [] -Vhb R /0W.K_% %.K_% % [] -Vhb R 0.uF.K_% 0V % 0% /0W R /0W.K_% % R R 0.uF.K_% 0.uF.K_% 0V % 0V % PV 0% /0W PV 0% /0W PV TP-LOOP-ORNGE GN TERM LOK HEER GN.uF 00V 0% GN.uF 00V 0% GN.uF 00V 0% GN GN GN [] GH_ [] GL_ R /0W % R /0W % Q SUM0N0-mH 0 0V Q SUM0N0-mH 0 0V SL_ [] [] GH_ SH_ [] SH_ [] [] GL_ R /0W % R /0W % Q SUM0N0-mH 0 0V Q SUM0N0-mH 0 0V SL_ [] [] GH_ [] GL_ R /0W % R0 /0W % Q SUM0N0-mH 0 0V Q SUM0N0-mH 0 0V SL_ [] SH_ [] PV 0uF 00V 0% 0uF 00V 0% [] SN R 0.0 [] SENSE_N GN [] [] SN SP R0 0.0 0.00uF 0V 0% R0 0.0 R0 0.00_% % W [] SP 0 0.00uF 0V 0% R 0.0 R 0.00_% % W [] SENSE_P 0.00uF 0V 0% R 0.00_% % W [] SENSE_N [] SENSE_N [] SENSE_P [] SENSE_P GN GN GN REF_.V V_.V [] SENSE_P [] SENSE_P [] SENSE_P [] SENSE_N [] SENSE_N R.K_% % /0W R.K_% % /0W R.K_% % /0W R.K_% % /0W R.K_% % /0W R.K_% % /0W + - U OP GN R /0W 0.0 % 0.uF 0V 0% R0 0.0 TP TP-LOOP-ORNGE I-TOTL [] Engineering 0 E Henrietta Rd Rochester, NY p. () -0 f. () - www.dengineering.com Engineering - TI - RV0/RV0 EVM - High urrent [] SENSE_N R.K_% GN % /0W R.K_% % /0W Kelvin connections used on all current sense resistors GN www.engineering.com Monday, February 0, 0 Half ridges - Motor Output Size GE ode WG NO Rev ustom V <oc>