74VHC00 Quad 2-Input NAND Gate

Similar documents
74VHC00 Quad 2-Input NAND Gate

74VHC138 3-to-8 Decoder/Demultiplexer

74VHC139 Dual 2-to-4 Decoder/Demultiplexer

74VHC74 Dual D-Type Flip-Flop with Preset and Clear

74VHC393 Dual 4-Bit Binary Counter

74VHC573 Octal D-Type Latch with 3-STATE Outputs

74VHC373 Octal D-Type Latch with 3-STATE Outputs

74VHC244 Octal Buffer/Line Driver with 3-STATE Outputs

74VHC125 Quad Buffer with 3-STATE Outputs

MM74HC00 Quad 2-Input NAND Gate


74VHC245 Octal Bidirectional Transceiver with 3-STATE Outputs

74VHC541 Octal Buffer/Line Driver with 3-STATE Outputs

74AC08 74ACT08 Quad 2-Input AND Gate

74VHCT373A Octal D-Type Latch with 3-STATE Outputs

MM74HCT08 Quad 2-Input AND Gate

MM74HC08 Quad 2-Input AND Gate

MM74HC32 Quad 2-Input OR Gate

74VHC273 Octal D-Type Flip-Flop

MM74HCT138 3-to-8 Line Decoder

MM74HC139 Dual 2-To-4 Line Decoder

MM74HC138 3-to-8 Line Decoder

MM74HC175 Quad D-Type Flip-Flop With Clear

74VHC00 74VHCT00 Quad 2-Input NAND Gate

MM74HC154 4-to-16 Line Decoder

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

MM74HC251 8-Channel 3-STATE Multiplexer

MM74HC244 Octal 3-STATE Buffer

MM74HC373 3-STATE Octal D-Type Latch

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

MM74HC74A Dual D-Type Flip-Flop with Preset and Clear

MM74HC164 8-Bit Serial-in/Parallel-out Shift Register

MM74HC374 3-STATE Octal D-Type Flip-Flop

MM74HC573 3-STATE Octal D-Type Latch

MM74HC373 3-STATE Octal D-Type Latch

74VHC123A Dual Retriggerable Monostable Multivibrator

MM74HC540 MM74HC541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HCT540 MM74HCT541 Inverting Octal 3-STATE Buffer Octal 3-STATE Buffer

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

MM74HC259 8-Bit Addressable Latch/3-to-8 Line Decoder

74VHC221A Dual Non-Retriggerable Monostable Multivibrator

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

74AC153 74ACT153 Dual 4-Input Multiplexer

MM74C00 MM74C02 MM74C04 Quad 2-Input NAND Gate Quad 2-Input NOR Gate Hex Inverter

CD4028BC BCD-to-Decimal Decoder

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC161 MM74HC163 Synchronous Binary Counter with Asynchronous Clear Synchronous Binary Counter with Synchronous Clear

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4028BC BCD-to-Decimal Decoder

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

74F30 8-Input NAND Gate

74AC138 74ACT138 1-of-8 Decoder/Demultiplexer

74LCX112 Low Voltage Dual J-K Negative Edge-Triggered Flip-Flop with 5V Tolerant Inputs

MM74C14 Hex Schmitt Trigger

MM74HC175 Quad D-Type Flip-Flop With Clear

MM74HCT373 MM74HCT374 3-STATE Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

MM74HC574 3-STATE Octal D-Type Edge-Triggered Flip-Flop

74ACT825 8-Bit D-Type Flip-Flop

CD40106BC Hex Schmitt Trigger

MM74C14 Hex Schmitt Trigger

DM74LS02 Quad 2-Input NOR Gate

MM74HCT573 MM74HCT574 Octal D-Type Latch 3-STATE Octal D-Type Flip-Flop

74LVX174 Low Voltage Hex D-Type Flip-Flop with Master Reset

MM74C906 Hex Open Drain N-Channel Buffers

CD4013BC Dual D-Type Flip-Flop

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

CD4024BC 7-Stage Ripple Carry Binary Counter

MM74HC157 Quad 2-Input Multiplexer

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

DM74LS08 Quad 2-Input AND Gates

MM74HC151 8-Channel Digital Multiplexer

74LVQ138 Low Voltage 1-of-8 Decoder/Demultiplexer

74VHC08 Quad 2-Input AND Gate

74F153 Dual 4-Input Multiplexer

CD4021BC 8-Stage Static Shift Register

CD4093BC Quad 2-Input NAND Schmitt Trigger

74F139 Dual 1-of-4 Decoder/Demultiplexer

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

74F175 Quad D-Type Flip-Flop

DM7404 Hex Inverting Gates

74LVX374 Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

MM74C85 4-Bit Magnitude Comparator

74AC169 4-Stage Synchronous Bidirectional Counter

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

74F109 Dual JK Positive Edge-Triggered Flip-Flop

74LVX273 Low Voltage Octal D-Type Flip-Flop


Outputs 74VHC245 74VHCT245. Octal Bidirectional Transceiver with TRI-STATE Outputs

74F379 Quad Parallel Register with Enable

74VHC244 74VHCT244 Octal Buffer Line Driver with TRI-STATE Outputs

CD4049UBC CD4050BC Hex Inverting Buffer Hex Non-Inverting Buffer

74F174 Hex D-Type Flip-Flop with Master Reset

74ACT Bit D-Type Flip-Flop with 3-STATE Outputs

MM82C19 16-Line to 1-Line Multiplexer

DM74LS05 Hex Inverters with Open-Collector Outputs

74LCX16374 Low Voltage 16-Bit D-Type Flip-Flop with 5V Tolerant Inputs and Outputs

74LCX841 Low Voltage 10-Bit Transparent Latch with 5V Tolerant Inputs and Outputs

74LCX760 Low Voltage Buffer/Line Driver with 5V Tolerant Inputs and Open Drain Outputs

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

CD4528BC Dual Monostable Multivibrator

Transcription:

Quad 2-Input NAND Gate General Description The HC00 is an advanced high-speed CMOS 2-Input NAND Gate fabricated with silicon gate CMOS technology. It achieves the high-speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. The internal circuit is composed of 3 stages, including buffer output, which provide high noise immunity and stable output. An input protection circuit insures that 0 to 7 can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 to 3 systems and two supply systems such October 1992 Revised April 1999 as battery backup. This circuit prevents device destruction due to mismatched supply and input voltages. Features High Speed: t PD = 3.7ns (typ) at T A = 25 C High noise immunity: NIH = NIL = 28% CC (min) Power down protection is provided on all inputs Low noise: OLP = 0.8 (max) Low power dissipation: I CC = 2 µa (max) at T A = 25 C Pin and function compatible with 74HC00 Quad 2-Input NAND Gate Ordering Code: Order Number Package Number Package Description M M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow SJ M14D 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide MTC MTC14 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide N N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Surface mount packages are also available on Tape and Reel. Specify by appending the suffix letter X to the ordering code. Logic Symbol Connection Diagram IEEE/IEC Pin Descriptions Pin Names A n, B n O n Description Inputs Outputs Truth Table A B O L L H L H H H L H H H L 1999 Fairchild Semiconductor Corporation DS011504.prf www.fairchildsemi.com

Absolute Maximum Ratings(Note 1) Supply oltage ( CC ) 0.5 to +7.0 DC Input oltage ( IN ) 0.5 to +7.0 DC Output oltage ( OUT ) 0.5 to CC +0.5 Input Diode Current (I IK ) 20 ma Output Diode Current (I OK ) ±20 ma DC Output Current (I OUT ) ±25 ma DC CC /GND Current (I CC ) ±50 ma Storage Temperature (T STG ) 65 C to +150 C Lead Temperature (T L ) (Soldering, 10 seconds) 260 C DC Electrical Characteristics Recommended Operating Conditions (Note 2) Supply oltage ( CC ) 2.0 to +5.5 Input oltage ( IN ) 0 to +5.5 Output oltage ( OUT ) 0 to CC Operating Temperature (T OPR ) 40 C to +85 C Input Rise and Fall Time (t r, t f ) CC = 3.3 ± 0.3 0 ns/ 100 ns/ CC = 5.0 ± 0.5 0 ns/ 20 ns/ Note 1: Absolute Maximum Ratings are values beyond which the device may be damaged or have its useful life impaired. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature, and output/input loading variables. Fairchild does not recommend operation outside databook specifications. Note 2: Unused inputs must be held HIGH or LOW. They may not float. Symbol Parameter T CC A = 25 C T A = 40 C to +85 C () Min Typ Max Min Max Units Conditions IH HIGH Level 2.0 1.50 1.50 Input oltage 3.0 5.5 0.7 CC 0.7 CC IL LOW Level 2.0 0.50 0.50 Input oltage 3.0 5.5 0.3 CC 0.3 CC OH HIGH Level 2.0 1.9 2.0 1.9 IN = IH I OH = 50 µa Output oltage 3.0 2.9 3.0 2.9 or IL 4.5 4.4 4.5 4.4 3.0 2.58 2.48 I OH = 4mA 4.5 3.94 3.80 I OH = 8mA OL LOW Level 2.0 0.0 0.1 0.1 IN = IH I OL = 50 µa Output oltage 3.0 0.0 0.1 0.1 or IL 4.5 0.0 0.1 0.1 3.0 0.36 0.44 I OL = 4 ma 4.5 0.36 0.44 I OL = 8 ma I IN Input Leakage Current 0 5.5 ±0.1 ±1.0 µa IN = 5.5 or GND I CC Quiescent Supply Current 5.5 2.0 20.0 µa IN = CC or GND Noise Characteristics Symbol Parameter CC T A = 25 C () Typ Limit Units OLP Quiet Output Maximum 5.0 0.3 0.8 C L = 50 pf (Note 3) Dynamic OL OL Quiet Output Minimum 5.0 0.3 0.8 C L = 50 pf (Note 3) Dynamic OL IHD Minimum HIGH Level 5.0 3.5 C L = 50 pf (Note 3) Dynamic Input oltage ILD Maximum LOW Level 5.0 1.5 C L = 50 pf (Note 3) Dynamic Input oltage Note 3: Parameter guaranteed by design Conditions www.fairchildsemi.com 2

AC Electrical Characteristics Symbol Parameter CC () T A = 25 C T A = 40 C to +85 C Units Conditions Min Typ Max Min Max t PLH Propagation 3.3 ± 0.3 5.5 7.9 1.0 9.5 C L = 15 pf ns t PHL Delay 8.0 11.4 1.0 13.0 C L = 50 pf 5.0 ± 0.5 3.7 5.5 1.0 6.5 C L = 15 pf ns 5.2 7.5 1.0 8.5 C L = 50 pf C IN Input Capacitance 4 10 10 pf CC = Open C PD Power Dissipation 19 pf (Note 4) Capacitance Note 4: C PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained from the equation: I CC (opr.) = C PD * CC * f IN + I CC /4 (per gate). 3 www.fairchildsemi.com

Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D www.fairchildsemi.com 4

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC14 5 www.fairchildsemi.com

Quad 2-Input NAND Gate Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.