EECS240 Spring Lecture 13: Settling. Lingkai Kong Dept. of EECS

Similar documents
Static Error EECS240 Spring Static Error (cont.) Settling. Step Response. Dynamic Errors V 1. c 1 FA. Lecture 13: Settling

Static Error EECS240 Spring Settling. Static Error (cont.) Step Response. Dynamic Errors. c 1 FA { V 1. Lecture 13: Settling

EE247 Lecture 10. Switched-Capacitor Integrator C

55:041 Electronic Circuits

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. Solutions to Assignment 3 February 2005.

Summary of last lecture

Advanced Analog Integrated Circuits. Operational Transconductance Amplifier I & Step Response

Lecture 8. PID control. Industrial process control ( today) PID control. Insights about PID actions

EE105 - Fall 2005 Microelectronic Devices and Circuits

Lecture 6: Resonance II. Announcements

ECE-320 Linear Control Systems. Spring 2014, Exam 1. No calculators or computers allowed, you may leave your answers as fractions.

Digital Control System

Design of Digital Filters

Digital Control System

ECEN620: Network Theory Broadband Circuit Design Fall 2018

Lecture 8 - SISO Loop Design

Stability and Frequency Compensation

ECE 3510 Root Locus Design Examples. PI To eliminate steady-state error (for constant inputs) & perfect rejection of constant disturbances

Chapter 17 Amplifier Frequency Response

Control Systems Engineering ( Chapter 7. Steady-State Errors ) Prof. Kwang-Chun Ho Tel: Fax:

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files

Lecture 4. Chapter 11 Nise. Controller Design via Frequency Response. G. Hovland 2004

CHAPTER 13 FILTERS AND TUNED AMPLIFIERS

Lectures on STABILITY

Lecture 5 Introduction to control

University of Toronto. Final Exam

into a discrete time function. Recall that the table of Laplace/z-transforms is constructed by (i) selecting to get

SIMON FRASER UNIVERSITY School of Engineering Science ENSC 320 Electric Circuits II. R 4 := 100 kohm

ECEN 326 Electronic Circuits

Root Locus Contents. Root locus, sketching algorithm. Root locus, examples. Root locus, proofs. Root locus, control examples

Analysis and Design of Analog Integrated Circuits Lecture 12. Feedback

Lecture 6, ATIK. Switched-capacitor circuits 2 S/H, Some nonideal effects Continuous-time filters

First and Second Order Circuits. Claudio Talarico, Gonzaga University Spring 2015

DESIGN MICROELECTRONICS ELCT 703 (W17) LECTURE 3: OP-AMP CMOS CIRCUIT. Dr. Eman Azab Assistant Professor Office: C

ECE-202 Exam 1 January 31, Name: (Please print clearly.) CIRCLE YOUR DIVISION DeCarlo DeCarlo 7:30 MWF 1:30 TTH

Reference:W:\Lib\MathCAD\Default\defaults.mcd

The Measurement of DC Voltage Signal Using the UTI

Homework Assignment 11

ME 375 FINAL EXAM Wednesday, May 6, 2009

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

Bandwidth of op amps. R 1 R 2 1 k! 250 k!

Given the following circuit with unknown initial capacitor voltage v(0): X(s) Immediately, we know that the transfer function H(s) is

Lecture Stage Frequency Response - I (1/10/02) Page ECE Analog Integrated Circuits and Systems II P.E.

Question 1 Equivalent Circuits

R. W. Erickson. Department of Electrical, Computer, and Energy Engineering University of Colorado, Boulder

NOTE: The items d) and e) of Question 4 gave you bonus marks.

Section J8b: FET Low Frequency Response

online learning Unit Workbook 4 RLC Transients

CE/CS Amplifier Response at High Frequencies

ECEN 607 (ESS) Op-Amps Stability and Frequency Compensation Techniques. Analog & Mixed-Signal Center Texas A&M University

1. /25 2. /30 3. /25 4. /20 Total /100

Homework 12 Solution - AME30315, Spring 2013

Chapter 10. Closed-Loop Control Systems

Lecture 17 Date:

ECEN 325 Electronics

EE 330 Lecture 6. Improved Switch-Level Model Propagation Delay Stick Diagrams Technology Files - Design Rules

I. Frequency Response of Voltage Amplifiers

Lecture 120 Compensation of Op Amps-I (1/30/02) Page ECE Analog Integrated Circuit Design - II P.E. Allen

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

Wolfgang Hofle. CERN CAS Darmstadt, October W. Hofle feedback systems

Refinements to Incremental Transistor Model

Advanced Current Mirrors and Opamps

HIGHER-ORDER FILTERS. Cascade of Biquad Filters. Follow the Leader Feedback Filters (FLF) ELEN 622 (ESS)

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

MM1: Basic Concept (I): System and its Variables

V DD. M 1 M 2 V i2. V o2 R 1 R 2 C C

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

5.5 Application of Frequency Response: Signal Filters

Math 201 Lecture 17: Discontinuous and Periodic Functions

HOMEWORK ASSIGNMENT #2

ECEN 605 LINEAR SYSTEMS. Lecture 20 Characteristics of Feedback Control Systems II Feedback and Stability 1/27

Multistage Amplifier Frequency Response

ELECTRONICS & COMMUNICATIONS DEP. 3rd YEAR, 2010/2011 CONTROL ENGINEERING SHEET 5 Lead-Lag Compensation Techniques

A New Method For Simultaneously Measuring And Analyzing PLL Transfer Function And Noise Processes

Copyright 1967, by the author(s). All rights reserved.

Math 334 Fall 2011 Homework 10 Solutions

ECE 255, Frequency Response

CHE302 LECTURE V LAPLACE TRANSFORM AND TRANSFER FUNCTION. Professor Dae Ryook Yang

Module 4: Time Response of discrete time systems Lecture Note 1

Delhi Noida Bhopal Hyderabad Jaipur Lucknow Indore Pune Bhubaneswar Kolkata Patna Web: Ph:

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

SKEE 3143 CONTROL SYSTEM DESIGN. CHAPTER 3 Compensator Design Using the Bode Plot

EXAMPLE DESIGN PART 2

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

MAHALAKSHMI ENGINEERING COLLEGE-TRICHY

Switched Capacitor: Sampled Data Systems

EE 3CL4: Introduction to Control Systems Lab 4: Lead Compensation

Design of Three-Stage Nested-Miller Compensated Operational Amplifiers Based on Settling Time

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

Chapter 2 Sampling and Quantization. In order to investigate sampling and quantization, the difference between analog

Induction Motor Drive

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

System models. We look at LTI systems for the time being Time domain models

18.03SC Final Exam = x 2 y ( ) + x This problem concerns the differential equation. dy 2

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE382/ME482 Spring 2004 Homework 4 Solution November 14,

Frequency Dependent Aspects of Op-amps

EE/ME/AE324: Dynamical Systems. Chapter 8: Transfer Function Analysis

6.302 Feedback Systems Recitation 6: Steady-State Errors Prof. Joel L. Dawson S -

Transcription:

EES240 Spring 203 Lecture 3: Settling Lingkai Kong Dept. of EES Settling Why intereted in ettling? Ocillocope: track input waveform without ringing AD (witchedcap amplifier): gain a ignal up by a precie amount within T ample Φ 2 Φ Φ f Φ2 Φ2 o EES240 Lecture 3 2

Step Repone Two type of ettling error : Static Finite gain, capacitor mimatch Dynamic Take time to reach final value o /A v time EES240 Lecture 3 3 Static Error i x f A vo o KL à " o i = + c FA vo T o o /A v tatic error with" f F = + + c = f i f time EES240 Lecture 3 4 2

Static Error (cont.) o i c = c + FA vo FA { vo relative error Example: loed loop gain: c = 4, f = pf, = 4pF, i = pf F = /6 ( i hurt!) Error pecification: <0.% FA vo > 000 A vo > 6000 over output range EES240 Lecture 3 5 Dynamic Error Many poible dynamic effect that impact ettling error: Finite bandwidth Feedforward zero Nondominant pole Doublet Slewing Approximate analyi approach: Decompoe each error ource, iolate interaction Add all error together EES240 Lecture 3 6 3

Single Time ontant Linear Settling For dynamic ettling (and for T 0 >> ), can generally ignore r o i x f G m o L o i f Gm = c L + + FG ( F ) m f EES240 Lecture 3 7 Time Domain Step Repone Frequency domain: Time domain: o, tep + z = c + p tep Note: "For p=z the error i zero and the circuit ha infinite bandwidth." "Application?" EES240 Lecture 3 8 4

Time Domain Step Repone Frequency domain: input tep: i, tep = output tep: tep + z = c + p o, tep i, tep + z = c + p tep v o,tep Time domain: (invere Laplace tranform) ( * " % * $ ( t) = tep c p ' * $ ' * $ z e pt ' ideal repone* $ initial error ' * #(feedforward) & ) * exponentially decaying error +, EES240 Lecture 3 9 ae : p/z << ( t) v o, tep tepc e ideal repone t τ Relative ettling error: ε ( ) ( = ) v ( t ) v t v t t o o = = o t = ln ε τ e t τ Eaiet number to remember: 2.3τ per decade Example: % ettling, 4.6n clock cycle: τ = n L,eff uually et by noie ue ettling to determine required g m EES240 Lecture 3 0 5

ae 2: p/z not negligible ( t) c e t τ vo, tep tep ideal repone p z Relative ettling error: vo( t ) vo( t = t) p ε = = e v ( t ) z t ε = ln τ Ff + Leff Example: c = 0.25, f = pf, = 250fF, i = 250fF, L = pf F = 0.67, L,eff =.33pF ε = 0.%: t (no feedforward) = 6.9τ t (with feedforward) = ln[e3/(+0.67*0.75)]=7.3τ EES240 Lecture 3 o t τ NonDominant Pole Ignore feedforward zero for implicity (Jut increae final wing by +F f / L,eff ) H ( ) = Model for nondominant pole: G p ω m 2 u ( ) = Kω o in = c + FG Gm0 = + p u 2 Leff m ( ) i unity gain bandwidth of T EES240 Lecture 3 2 6

Step Repone EES240 Lecture 3 3 NonDominant Pole (cont.) Relative error : ε = v ( t, K) EES240 Lecture 3 4 7

Settling Time Settling time : t 3 ( K) for ε = 0, τ = Optimum at K=3.3 EES240 Lecture 3 5 NonDominant Pole v. ε Optimum K actually depend on required accuracy Still, alway want to avoid K<~2 EES240 Lecture 3 6 8

Doublet Amplifier model: G () = G m mo + ωz + ω p with ω p = βω 3dB, ω 3dB ω p ωz = α α = + ε with ε << ibandwidth of T ( ) loedloop gain (ignore feedforward zero): o c + ω z = c + ω + ω + FG in Leff 3dB pp with" m ( ) ω 3dB ω pp FG ω p mo Leff EES240 Lecture 3 7 Doublet Analyi Step repone tω t 3dB ( ) tep ( = ) v t c Ae Be ω pp o, tep with" B ε β ( β ) 2 A B EES240 Lecture 3 8 9

Doublet Example α=.5 β=0.3 EES240 Lecture 3 9 Doublet oncluion ae A: τ2 τ i.e. β Doublet ettle fater than amplifier Ha no impact on overall ettling time τ > ae B: 2 τ Doublet ettle more lowly than amplifier Determine overall ettling time (unle ε within ettling accuracy requirement) Avoid low doublet! EES240 Lecture 3 20 0

Final Note on Doublet EES240 Lecture 3 2 Slewing Tranconductor ΔI v. Δ: Model for (nonlinear) lewing amplifier Piecewie linear approximation: Slewing with contant current, followed by Linear ettling exponential t = t lew + t,lin EES240 Lecture 3 22

Slewing Analyi ircuit model during lewing: f p x I SS L o EES240 Lecture 3 23 Slewing Analyi (cont.) i,tep x x,tep * o t lew t lin o,tep time EES240 Lecture 3 24 2

Slewing Analyi (cont.) Slewing period: f L x, tep = i, tep with 2 = i + + + 2 f L Δ Δ x = x, tep * Δ o = F Δ Δ o x Leff tlew = = SR FI SS Linear ettling during final * of wing at x : Step during linear ettling: * F t, lin ci, tep F Linear ettling time: = ln ε τ * EES240 Lecture 3 25 x 3