In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y. Logic Gate. Truth table

Similar documents
CS 121 Digital Logic Design. Chapter 2. Teacher Assistant. Hanin Abdulrahman

XOR - XNOR Gates. The graphic symbol and truth table of XOR gate is shown in the figure.

MC9211 Computer Organization

Chapter 2 Combinational Logic Circuits

Chapter 2 Boolean Algebra and Logic Gates

UNIVERSITI TENAGA NASIONAL. College of Information Technology

Gate-Level Minimization

Chapter 2. Boolean Algebra and Logic Gates

Boolean Algebra and Logic Gates

Boolean Algebra & Logic Gates. By : Ali Mustafa

Logic Design. Chapter 2: Introduction to Logic Circuits

ELCT201: DIGITAL LOGIC DESIGN

Chapter 2: Princess Sumaya Univ. Computer Engineering Dept.

BOOLEAN LOGIC. By- Neha Tyagi PGT CS KV 5 Jaipur II Shift, Jaipur Region. Based on CBSE curriculum Class 11. Neha Tyagi, KV 5 Jaipur II Shift

Chapter 2 (Lect 2) Canonical and Standard Forms. Standard Form. Other Logic Operators Logic Gates. Sum of Minterms Product of Maxterms

Digital Logic. Lecture 5 - Chapter 2. Outline. Other Logic Gates and their uses. Other Logic Operations. CS 2420 Husain Gholoom - lecturer Page 1

EEA051 - Digital Logic 數位邏輯 吳俊興高雄大學資訊工程學系. September 2004

Chapter 2 Boolean Algebra and Logic Gates

Chapter 2 Combinational Logic Circuits

Logic Gate Level. Part 2

Chapter 2: Boolean Algebra and Logic Gates

Circuits & Boolean algebra.

Unit 2 Boolean Algebra

BOOLEAN ALGEBRA TRUTH TABLE

Lecture 5: NAND, NOR and XOR Gates, Simplification of Algebraic Expressions

Chapter 2 : Boolean Algebra and Logic Gates

Chapter 2 Combinational Logic Circuits

Additional Gates COE 202. Digital Logic Design. Dr. Muhamed Mudawar King Fahd University of Petroleum and Minerals

CHAPTER 2 BOOLEAN ALGEBRA

XI STANDARD [ COMPUTER SCIENCE ] 5 MARKS STUDY MATERIAL.

Chapter 2: Switching Algebra and Logic Circuits

Chap 2. Combinational Logic Circuits

EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits)

CHAPTER1: Digital Logic Circuits Combination Circuits

Outline. EECS150 - Digital Design Lecture 4 - Boolean Algebra I (Representations of Combinational Logic Circuits) Combinational Logic (CL) Defined

Digital Circuit And Logic Design I. Lecture 3

Boolean Algebra, Gates and Circuits

Week-I. Combinational Logic & Circuits

Chapter 2. Digital Logic Basics

Combinational Logic Design Principles

Chapter 2 Combinational Logic Circuits

Lecture 6: Manipulation of Algebraic Functions, Boolean Algebra, Karnaugh Maps

Every time has a value associated with it, not just some times. A variable can take on any value within a range

Contents. Chapter 2 Digital Circuits Page 1 of 30

Chapter 2 Boolean Algebra and Logic Gates

Ex: Boolean expression for majority function F = A'BC + AB'C + ABC ' + ABC.

Chapter-2 BOOLEAN ALGEBRA

Combinational Logic. Review of Combinational Logic 1

Total Time = 90 Minutes, Total Marks = 50. Total /50 /10 /18

Number System conversions

II. COMBINATIONAL LOGIC DESIGN. - algebra defined on a set of 2 elements, {0, 1}, with binary operators multiply (AND), add (OR), and invert (NOT):

Chapter 2 Boolean Algebra and Logic Gates

Exclusive OR/ Exclusive NOR

Chapter 2 Combinational Logic Circuits

control in out in out Figure 1. Binary switch: (a) opened or off; (b) closed or on.

Textbook: Digital Design, 3 rd. Edition M. Morris Mano

Number System. Decimal to binary Binary to Decimal Binary to octal Binary to hexadecimal Hexadecimal to binary Octal to binary

Boolean Algebra and Logic Gates Chapter 2. Topics. Boolean Algebra 9/21/10. EECE 256 Dr. Sidney Fels Steven Oldridge

EC-121 Digital Logic Design

UNIT 3 BOOLEAN ALGEBRA (CONT D)

Midterm Examination # 1 Wednesday, February 25, Duration of examination: 75 minutes

CHAPTER 12 Boolean Algebra

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev

Review: Additional Boolean operations

EEE130 Digital Electronics I Lecture #4

Lecture 2 Review on Digital Logic (Part 1)

Unit 2 Boolean Algebra

to become literate in most common concepts and terminology of digital electronics

UC Berkeley College of Engineering, EECS Department CS61C: Representations of Combinational Logic Circuits

Binary logic consists of binary variables and logical operations. The variables are

University of Technology

Unit 8A Computer Organization. Boolean Logic and Gates

CHAPTER 7. Exercises 17/ / /2 2 0

Chapter 4. Combinational: Circuits with logic gates whose outputs depend on the present combination of the inputs. elements. Dr.

Digital Techniques. Figure 1: Block diagram of digital computer. Processor or Arithmetic logic unit ALU. Control Unit. Storage or memory unit

NAND, NOR and XOR functions properties

Systems I: Computer Organization and Architecture

Logic and Computer Design Fundamentals. Chapter 2 Combinational Logic Circuits. Part 1 Gate Circuits and Boolean Equations

Chapter 4: Combinational Logic Solutions to Problems: [1, 5, 9, 12, 19, 23, 30, 33]

Spiral 1 / Unit 3

211: Computer Architecture Summer 2016

7.1. Unit 7. Minterm and Canonical Sums 2- and 3-Variable Boolean Algebra Theorems DeMorgan's Theorem Simplification using Boolean Algebra

Digital Logic Design. Malik Najmus Siraj

Computer Organization I

. T SHREE MAHAPRABHU PUBLIC SCHOOL & COLLEGE NOTES FOR BOARD EXAMINATION SUBJECT COMPUTER SCIENCE (Code: 083) Boolean Algebra

CS61c: Representations of Combinational Logic Circuits

CHAPTER III BOOLEAN ALGEBRA

ECE 238L Boolean Algebra - Part I

E&CE 223 Digital Circuits & Systems. Lecture Transparencies (Boolean Algebra & Logic Gates) M. Sachdev. Section 2: Boolean Algebra & Logic Gates

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 2 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Chapter 3. Boolean Algebra. (continued)

Learning Objectives 10/7/2010. CE 411 Digital System Design. Fundamental of Logic Design. Review the basic concepts of logic circuits. Dr.

ELCT201: DIGITAL LOGIC DESIGN

Mark Redekopp, All rights reserved. Lecture 5 Slides. Canonical Sums and Products (Minterms and Maxterms) 2-3 Variable Theorems DeMorgan s Theorem

Combinational Logic. Course Instructor Mohammed Abdul kader

Logic Design. Digital Logic. Goal: to become literate in most common concepts and terminology of digital electronics


WEEK 2.1 BOOLEAN ALGEBRA

Chapter 7 Logic Circuits

Discrete Mathematics. CS204: Spring, Jong C. Park Computer Science Department KAIST

Transcription:

Module 8

In Module 3, we have learned about Exclusive OR (XOR) gate. Boolean Expression AB + A B = Y also A B = Y Logic Gate Truth table A B Y 0 0 0 0 1 1 1 0 1 1 1 0

In Module 3, we have learned about Exclusive NOR (XNOR) gate. Boolean Expression AB + A B = Y also (A B) also (AB + A B) = Y Logic Gate Logic Gate Truth table A B Y 0 0 1 0 1 0 1 0 0 1 1 1

The following identities apply to the XOR operation: x 0 = x x 1 = x x x = 0 x x = 1 A B Y 0 0 0 0 1 1 1 0 1 1 1 0 Proving can be performed based on XOR truth table

The following identities apply to the XOR operation: A B = B A Proving based on Postulates 3 Commutative Thus, the two inputs to an XOR can be interchanged! (A B) C = A (B C) Proving based on Postulate 4 Associative Thus, a three input XOR can be expressed in any manner with or without parenthesis.

The following identities apply to the XOR operation: x y = x y = (x y) Proving x y = x y + xy thus x y = x y + xy = x y + xy x y = x y + xy thus x y = x y + x y = xy + x y xy + x y = (x y) see XNOR

XOR gates are difficult to be fabricated. Most often we implement XOR using: basic gates NAND gates xy + x y = [xy +xx ]+ [x y+yy ] (x ) = x Involution = x(x +y )+y(x +y ) = x(x.y) + y(x.y) DeMorgan s

XOR can be represented in sum of minterms for any number of inputs: 2 inputs x y = x y + xy 3 inputs x y z = (x y) z If o = (x y) = x y + xy o = (x y) = xy + x y So, x y z = (x y) z = o z = o z + oz = (xy + x y )z + (x y + xy )z = xyz + x y z + x yz + xy z = (m7, m1, m2, m4) = (m1, m2, m4, m7) -- rearrange

Derive the Sum of Minterms for: F(a, b, c, d) = a b c d a b c d = (a b) (c d) If x = a b = a b + ab x = (a b) = ab + a b If y = c d = c d + cd y = (c d) = cd + c d a b c d = x y = x y + xy = (ab + a b ) (c d + cd ) + (a b + ab ) (cd + c d ) =abc d+abcd +a b c d+a b cd +a bcd+a bc d +ab cd+ab c d = (m13, m14, m1, m2, m7, m4, m11, m8) = (m1, m2, m4, m7, m8, m11, m13, m14) -- rearrange

Odd function is a function that ONLY returns the value 1 when: n is odd whereby n is the total number of input signals with value 1 XOR of 3 or more input variables makes an odd function. E.g. F(x, y, z) = x y z = (m1, m2, m4, m7) = x y z + x yz + xy z + xyz n = 1 yz x 00 01 11 10 n = 1 0 1 1 1 1 1 n = 1 n = 3

Prove that the given expression is an odd function using a truth table. Derive the K-map. F = a b c d = (m1, m2, m4, m7, m8, m11, m13, m14) a b c d F n 0 0 0 0 0 0 0 0 0 1 1 1 0 0 1 0 1 1 0 0 1 1 0 2 0 1 0 0 1 1 0 1 0 1 0 2 0 1 1 0 0 2 0 1 1 1 1 3 a b c d F n 1 0 0 0 1 1 1 0 0 1 0 2 1 0 1 0 0 2 1 0 1 1 1 3 1 1 0 0 0 2 1 1 0 1 1 3 1 1 1 0 1 3 1 1 1 1 0 4

K-map: F = a b c d = (m1, m2, m4, m7, m8, m11, m13, m14) cd ab 00 01 11 10 00 1 1 01 1 1 11 1 1 10 1 1

Even function is a function that ONLY returns the value 1 when: n is even whereby n is the total number of input signals with value 1 The invert of XOR of 3 or more input variables makes an even function. E.g. F(x, y, z) =(x y z) = (m0, m3, m5, m6) = x y z + xy z + x yz + x y z n = 2 yz n = 2 x 00 01 11 10 n = 0 0 1 1 1 1 1 n = 2

Derive the sum of minterms for the given expression and its K-map: F = (a b c d) If F1 = (a b c d) = (m1, m2, m4, m7, m8, m11, m13, m14) Then F = (a b c d) = F1 = (m0, m3, m5, m6, m9, m10, m12, m15) cd ab 00 01 11 10 00 1 1 01 1 1 11 1 1 10 1 1

Recaps XOR of 3 and more inputs makes an odd function The invert of XOR of 3 and more inputs makes an even function These properties of XOR are used to build circuits to provide for error detection and correction. This can be accomplished through parity generator and checker. Parity generator: a circuit that produces parity bit(s) often resides at transmitter Parity checker: a circuit that checks the parity at receiver

A parity bit is an extra bit included in the codeword to make the n (total number of 1 s) either odd or even. An even parity generator utilizes odd function x y z P to make the number of 1 s even 0 0 0 0 (vice versa). 0 0 1 1 E.g. P = x y z = (m1, m2, m4, m7) 0 1 0 1 0 1 1 0 1 0 0 1 1 0 1 0 1 1 0 0 1 1 1 1

Design a circuit for an odd parity generator P for three input variable x, y, z. Derive the truth table. x y z P P = (x y z) = (m0, m3, m5, m6) 0 0 0 1 0 0 1 0 0 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 1 0 1 1 1 1 0

If at the transmitter for every 3 data (x, y, z) bits, 1 parity (P) bit are constructed for every codeword using even parity generator, then the receiver must also be of an even parity checker consists of four input variables (x, y, z and P). An even parity checker utilizes odd function to make the number of 1 s even(vice versa). The output of the parity checker denoted by C indicates: No error if C = 0 Error if C = 1

Example below describes a pair of parity generator and checker: Parity Generator: P= x y z Parity Checker: C= x y z P If 1100 is received; C = 0 no error. If 1101 is received; C = 1 ERROR!

End of Module 8