PINNING - TO220AB PIN CONFIGURATION SYMBOL

Similar documents
PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - TO220AB PIN CONFIGURATION SYMBOL

PINNING - SOT223 PIN CONFIGURATION SYMBOL

PowerMOS transistor PINNING - SOT428 PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

N-channel TrenchMOS transistor

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

FEATURES SYMBOL QUICK REFERENCE DATA

FEATURES SYMBOL QUICK REFERENCE DATA

FEATURES SYMBOL QUICK REFERENCE DATA. V DSS = 55 V Very low on-state resistance Fast switching

TO220AB & SOT404 PIN CONFIGURATION SYMBOL

PINNING - SOT404 PIN CONFIGURATION SYMBOL

P-channel enhancement mode MOS transistor

PINNING - SOT223 PIN CONFIGURATION SYMBOL

Insulated Gate Bipolar Transistor (IGBT)

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PHP7NQ60E; PHX7NQ60E

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

N-channel TrenchMOS logic level FET

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

TrenchMOS ultra low level FET

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PHM21NQ15T. TrenchMOS standard level FET

2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PINNING - TO220AB PIN CONFIGURATION SYMBOL. tab

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

BUK71/ AIE. TrenchPLUS standard level FET

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

PSMN002-25P; PSMN002-25B

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PINNING - TO220AC PIN CONFIGURATION SYMBOL. tab

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab

PINNING - SOT186 PIN CONFIGURATION SYMBOL

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PINNING - SOT199 PIN CONFIGURATION SYMBOL. case a1

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

PINNING - SOD100 PIN CONFIGURATION SYMBOL. case

BUK B. N-channel TrenchMOS standard level FET

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

N-channel TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

BUK A. N-channel TrenchMOS standard level FET

FEATURES SYMBOL QUICK REFERENCE DATA GENERAL DESCRIPTION PINNING SOD59 (TO220AC)

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PINNING - SOT93 PIN CONFIGURATION SYMBOL. tab

Logic level TOPFET APPLICATIONS FUNCTIONAL BLOCK DIAGRAM PINNING - SOT404 PIN CONFIGURATION SYMBOL

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

TOPFET high side switch

BUK B. N-channel TrenchMOS logic level FET

Maximum Ratings, att j = 25 C, unless otherwise specified Parameter Symbol Value Unit Continuous drain current. IDpulse 88 E AS 90.

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

Silicon Diffused Power Transistor

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

BF545A; BF545B; BF545C

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

N-channel TrenchMOS logic level FET

Product Summary. Drain source voltage V DS 200 V Drain-Source on-state resistance R DS(on) 0.4 Ω Continuous drain current I D 7 A I D.

DATA SHEET. BSP304; BSP304A P-channel enhancement mode vertical D-MOS transistors. Philips Semiconductors DISCRETE SEMICONDUCTORS.

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

FEATURES SYMBOL QUICK REFERENCE DATA

SMD version of BUK125-50L

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

PINNING - SOT186A PIN CONFIGURATION SYMBOL. case

Transcription:

GENERAL DESCRIPTION QUICK REFERENCE DATA Nchannel enhancement mode SYMBOL PARAMETER MAX. MAX. UNIT fieldeffect power transistor in a plastic envelope. BUK456 A B The device is intended for use in V DS Drainsource voltage V Switched Mode Power Supplies I D Drain current (DC) 34 32 A (SMPS), motor control, welding, P tot Total power dissipation 1 1 W DC/DC and AC/DC converters, and T j Junction temperature 175 175 C in general purpose switching applications. R DS(ON) Drainsource onstate resistance.57.65 Ω PINNING TO2AB PIN CONFIGURATION SYMBOL PIN 1 gate DESCRIPTION tab d 2 drain 3 source g tab drain 1 2 3 s LIMITING VALUES Limiting values in accordance with the Absolute Maximum System (IEC 134) SYMBOL PARAMETER CONDITIONS MIN. MAX. UNIT V DS Drainsource voltage V V DGR Draingate voltage R GS = kω V ±V GS Gatesource voltage V A B I D Drain current (DC) T mb = 25 C 34 32 A I D Drain current (DC) T mb = C 24 22 A I DM Drain current (pulse peak value) T mb = 25 C 136 128 A P tot Total power dissipation T mb = 25 C 1 W T stg T j Storage temperature Junction temperature 55 175 175 C C THERMAL RESISTANCES R th jmb Thermal resistance junction to mounting base 1. K/W R th ja Thermal resistance junction to K/W ambient May 1996 1 Rev 1.2

STATIC CHARACTERISTICS T mb = 25 C unless otherwise specified V (BR)DSS Drainsource breakdown voltage V GS = V; I D =.25 ma V V GS(TO) Gate threshold voltage V DS = V GS ; I D = 1 ma 2.1 3. 4. V I DSS Zero gate voltage drain current V DS = V; V GS = V; T j = 25 C 1 µa I DSS Zero gate voltage drain current V DS = V; V GS = V; T j =125 C.1 1. ma I GSS Gate source leakage current V GS = ± V; V DS = V na R DS(ON) Drainsource onstate resistance V GS = V; I D = 15 A BUK456A BUK456B.52.6.57.65 Ω Ω DYNAMIC CHARACTERISTICS Tmb = 25 C unless otherwise specified g fs Forward transconductance V DS = 25 V; I D = 15 A 12 16 S C iss Input capacitance V GS = V; V DS = 25 V; f = 1 MHz pf C oss Output capacitance 4 pf C rss Feedback capacitance 1 pf t d on Turnon delay time V DD = V; I D = 3 A; ns t r Turnon rise time V GS = V; ns t d off t f Turnoff delay time Turnoff fall time R gen = Ω; R GS = Ω 1 65 85 ns ns L d Internal drain inductance Measured from contact screw on 3.5 nh tab to centre of die L d Internal drain inductance Measured from drain lead 6 mm from package to centre of die 4.5 nh L s Internal source inductance Measured from source lead 6 mm 7.5 nh from package to source bond pad REVERSE DIODE LIMITING VALUES AND CHARACTERISTICS Tmb = 25 C unless otherwise specified I DR Continuous reverse drain current 34 A I DRM Pulsed reverse drain current 136 A V SD Diode forward voltage I F = 34 A ; V GS = V 1.8 2.5 V t rr Q rr Reverse recovery time Reverse recovery charge I F = 34 A; di F /dt = A/µs; V GS = V; V R = V 1. ns µc May 1996 2 Rev 1.2

1 1 9 8 PD% Normalised Power Derating 8 1 1 1 18 Tmb / C Fig.1. Normalised power dissipation. PD% = P D /P D 25 C = f(t mb ) 1.1.1.1 Zth jmb / (K/W) D =.5.2.1.5.2 BUKx56lv D = T 1E5 1E3 1E1 1E+1 t / s Fig.4. Transient thermal impedance. Z th jmb = f(t); parameter D = t p /T P D tp T tp t 1 1 9 8 ID% Normalised Current Derating 8 1 1 1 18 Tmb / C Fig.2. Normalised continuous drain current. ID% = I D /I D 25 C = f(t mb ); conditions: V GS V VGS / V = 15 BUK456A 8 4 2 4 6 8 VDS / V Fig.5. Typical output characteristics, T j = 25 C. I D = f(v DS ); parameter V GS 7 6 5 1 RDS(ON) = VDS/ID DC BUK456A,B tp = us us 1 ms ms ms 1 VDS / V Fig.3. Safe operating area. T mb = 25 C I D & I DM = f(v DS ); I DM single pulse; parameter t p A B.2.1 RDS(ON) / Ohm 4.5 5 5.5 6 6.5 BUK456A VGS / V = 7 7.5 8 8 Fig.6. Typical onstate resistance, T j = 25 C. R DS(ON) = f(i D ); parameter V GS May 1996 3 Rev 1.2

Tj / C = 25 BUK456A 1 4 3 VGS(TO) / V. typ. 2 min. 1 2 4 6 8 VGS / V Fig.7. Typical transfer characteristics. I D = f(v GS ) ; conditions: V DS = 25 V; parameter T j 1 18 Tj / C Fig.. Gate threshold voltage. V GS(TO) = f(t j ); conditions: I D = 1 ma; V DS = V GS gfs / S BUK456A 1E1 SUBTHRESHOLD CONDUCTION 1E2 1E3 2 % typ 98 % 1E4 1E5 Fig.8. Typical transconductance, T j = 25 C. g fs = f(i D ); conditions: V DS = 25 V 1E6 1 2 3 4 VGS / V Fig.11. Subthreshold drain current. I D = f(v GS) ; conditions: T j = 25 C; V DS = V GS 2.4 2.2 2. 1.8 1.6 1.4 1.2 1..8.6.4.2 a Normalised RDS(ON) = f(tj) 1 18 Tj / C Fig.9. Normalised drainsource onstate resistance. a = R DS(ON) /R DS(ON)25 C = f(t j ); I D = 15 A; V GS = V C / pf VDS / V BUK4y6 Ciss Coss Crss Fig.12. Typical capacitances, C iss, C oss, C rss. C = f(v DS ); conditions: V GS = V; f = 1 MHz May 1996 4 Rev 1.2

12 VGS / V BUK456 IF / A BUK456A VDS / V = 8 6 8 Tj / C = 1 25 4 2 QG / nc Fig.13. Typical turnon gatecharge characteristics. V GS = f(q G ); conditions: I D = 34 A; parameter V DS 1 2 VSDS / V Fig.14. Typical reverse diode current. I F = f(v SDS ); conditions: V GS = V; parameter T j May 1996 5 Rev 1.2

MECHANICAL DATA Dimensions in mm Net Mass: 2 g 4,5,3 3,7 1,3 2,8 5,9 min 15,8 3, not tinned 1,3 (2x) 1 2 3 2,54 2,54 3, 13,5 min,9 (3x),6 2,4 Fig.15. TO2AB; pin 2 connected to mounting base. Notes 1. Observe the general handling precautions for electrostaticdischarge sensitive devices (ESDs) to prevent damage to MOS gate oxide. 2. Refer to mounting instructions for TO2 envelopes. 3. Epoxy meets UL94 V at 1/8". May 1996 6 Rev 1.2

DEFINITIONS Data sheet status Objective specification This data sheet contains target or goal specifications for product development. Preliminary specification This data sheet contains preliminary data; supplementary data may be published later. This data sheet contains final product specifications. Limiting values Limiting values are given in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Where application information is given, it is advisory and does not form part of the specification. Philips Electronics N.V. 1996 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, it is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent or other industrial or intellectual property rights. LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices or systems where malfunction of these products can be reasonably expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale. May 1996 7 Rev 1.2