RVISION HISTORY RV. T INITILS.0 // JSK m and mh POTS Line ard Reference esign NOT: The purpose of this design is to illustrate how to connect some of the M digital blocks together. It is not intended to be a complete design. t a minimum the backplane interface is missing and the slic analog components must be modified to meet a given application. dvanced Micro evices Serrano POTS Line ard opyright M Size ocument Number Rev Jeffrey S. Kirk, Sr. F.0 ate: Saturday, January, Sheet of
TST_IN_ TST_IN_ TST_OUT_ TST_OUT_ RING_US_ RING_US_ Test/Ring usses LK PU MPI_IO MPI_LK INT0* MPI_S* INT* MPI_S* RST* PLK MPI Interface RING_US_ UG_Tx UG_Tx X X RING_US_ UG_Rx UG_Rx R R TS* TS* TIP_w TIP_ RING_w RING_ HL[..0] P[..0] LK O IO LK INT* S* RST* PLK TST_IN_ TST_IN_ TST_OUT_ TST_OUT_ TIP_x RING_x TIP_y RING_y TIP_z RING_z TIP_ RING_ TIP_ RING_ TIP_ RING_ Tip/Ring Pairs LK O PM Highway RING_US_ X X RING_US_ R R TS* TS* TIP_w TIP_ RING_w RING_ PLK IO LK INT* S* RST* PLK TST_IN_ TST_IN_ TST_OUT_ TST_OUT_ TIP_x RING_x TIP_y RING_y TIP_z RING_z TIP_ RING_ TIP_ RING_ TIP_ RING_ Tip/Ring Pairs dvanced Micro evices Serrano POTS Line ard Size ocument Number Rev Jeffrey S. Kirk, Sr. F.0 ate: Saturday, January, Sheet of
Y RYSTL PU lock V P P SRRNO 0 0 X RS# RST* X RSOUT 0 LKOUT ULK [USSOF] [USSI] [PIO] US# {ON#} US* [..0] USX LS# [RS0#] LS* USX MS0# {USX#} [PIO] L MS# [S#] 0 0 0 MS# [S0#] MS# [RS#] [PIO] L PS0# {USSL} [PIO] MPI_S* PS# {USSL} [PIO] PS# PS# PS# {LKSL} [PIO] L PS# {TSTMO#} [PIO] L PS# [PIO] PS# [PIO] 0 R# R* WR# {PROTST#} [PIO] WL# WL* 0 WH* WH# L [PIO] T/R# [PIO] [..0] N# [S#] [PIO0] 0 H# {N#} [PIO] 0 0 S0# {USXVR#} S# S# S SIZ# QS0 QS omm Port (PM) RX [] [RX] R U TX [U] [TX] X HT0 RLK [L] [LK] PLK TLK [] [] TS# [TS#] [PIO] TS* INT0* RTR# [PIO] P0 RX [RX] [PIO] P U TX [TX] [PIO] P HT0 INT0 RLK [LK] [PIO0] P INT TLK [] [PIO] INT P INT TS# [TS#] [PIO] INT* P INT RTR# [PIO] INT INT RX [RX] [PIO] omm Port (HL) INT [PIO] TX [TX] [PIO] L INT [PIO] RLK [LK] [PIO] P[..0] L INT [PW] [PIO] TLK [] [PIO] NMI NMI TS# [TS#] [PIO] RQ0 [PIO] RTR# [PIO] RQ RXU [RX] [RX] [PIO] UG_Rx RY RY [PIO] TXU [TX] [TX] [PIO] UG_Tx SRY SRY [PIO] TSU# [TLK] [] [PIO] HL {LKSL} RTRU# [RLK] [LK] [PIO] HOL HOL RXHU [PIO] TXHU TMROUT0 [PIO] TSHU# [TS#] [TS#] PIO] TMRIN0 [PIO] RTRHU# [RTR#] [PIO] L TMROUT [PIO] L0 TMRIN [PIO0] SN [PIO] MPI_S* SLK [PIO] MPI_LK ST [PIO] MPI_IO US V V V V V V V V V V V V V V V VUS 0 US- [UMNS] US+ [UPLS] RSRV [UXVRV] RSRV [UXVN#] RSRV [UTXMNS] RSRV [UTXPLS] 0 0 0 dvanced Micro evices Serrano POTS Line ard Size ocument Number Rev Jeffrey S. Kirk, Sr. F.0 ate: Saturday, January, Sheet of
Memory PU lock T US RSS US Jeffrey S. Kirk, Sr. F.0 Serrano POTS Line ard dvanced Micro evices Saturday, January, Size ocument Number Rev ate: Sheet of 0 0 WH* LS* US* R* PIO WL* V V mf 0T 0 Q0 Q Q Q Q Q 0 Q Q W* O* * Q 0 Q Q Q Q Q Q Q RST* YT RY/Y* U SRM Kx 0 0 W* O* S* U SRM Kx 0 0 W* O* S* R K 0.0 V 0.0 V 0.0 V RST* [..0] [..0]
PU lock V R 0 R 0 R 0 R 0 R 0 R 0 R 0 R 0 Status Ls LS[..0] LS R LS R LS R LS R LS R LS R LS R R V 0K SN RST RSIN RST RST* T RF LS0 R S SW P V.0 V Reset Monitor TL0 0. V V R K +V V ecoupling aps R R 0K 0K +V U LT RY SRY 0.0 V. V 0.0 V 0.0 V 0.0 V 0.0 V 0.0 V 0.0 V Pull-up/Pull-down Loading HOL NMI INT0 INT INT R 0K R 0K R 0K R 0K R 0K. V 0.0 V 0.0 V 0.0 V 0.0 V 0.0 V 0.0 V dvanced Micro evices Serrano POTS Line ard Size ocument Number Rev Jeffrey S. Kirk, Sr. F.0 ate: Saturday, January, Sheet of
TST_IN_I TST_IN_ O lock TST_OUT_ TST_OUT_ RING_US_ RING_US_ LK SLI V [..0] SLI ontrol S[..0] TI TI TO TO 0. 0V R R TIP() RING() TIP_w RING_w mq0 LK SLI IO IO TI LK LK TI INT* INT* _ S* [..0] S* _ S[..0] TO SLI ntl _ TO R R X X TIP() TIP_x R R _ RING() RING_x TS* 0 TS* _ 0 _ 0 _ TI TI RST* RST* PLK [..0] PLK S[..0] TO 0 SLI ontrol _ TO R _ R _ TIP() TIP_y RING() RING_y VRF MLK/ 0. 0 V V GN GN [..0] SLI ontrol LK SLI LK SLI S[..0] TI TI TO TO R R TIP() RING() TIP_z RING_z dvanced Micro evices Serrano POTS Line ard Size ocument Number Rev Jeffrey S. Kirk, Sr. F.0 ate: Saturday, January, Sheet of
TI TI V TO TO S[..0] SLI ontrol 0. 0V LK Relays R R m TI TI TO TO R R S0 T* (TIP) _IN _OUT TIP() S S HP S S 0. 0V HP 0. 0V 0. 0V 0. 0V R K R K R 0K R K _IN RING_RLY TST_IN_RLY UTOFF_RLY TST_OUT_RLY _OUT V0 VTX RSN R R S VRF VT V TMG (RING) N N N N N 0 RINGOUT RYOUT RYOUT RYOUT GN GN RING() R 0..K 0V R K VT 0. 0V SLI lock dvanced Micro evices Serrano POTS Line ard Size ocument Number Rev Jeffrey S. Kirk, Sr. F.0 ate: Saturday, January, Sheet of
R TO K TX-V TI _IN 0 _OUT.nF 0V RIG nf 00V R 0 W RH 0 K TX-V K TX-V K TX-V - + P00S nf RH 00V 0.nF 0V K K K RH TX-V TX-V TX-V 0 _IN _OUT RH 00 K TX-V TO TI R R M RH M V K TX-V RING_RLY - + 0. 0V R.M R.M 0. 0V K TX-V TST_IN_RLY - + K TX-V UTOFF_RLY - + TST_OUT_RL Y - + Relay lock K TX-V dvanced Micro evices Serrano POTS Line ard Size ocument Number Rev Jeffrey S. Kirk, Sr. F.0 ate: Saturday, January, Sheet of