Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems

Similar documents
Slack Reclamation for Real-Time Task Scheduling over Dynamic Voltage Scaling Multiprocessors

ENERGY EFFICIENT TASK SCHEDULING OF SEND- RECEIVE TASK GRAPHS ON DISTRIBUTED MULTI- CORE PROCESSORS WITH SOFTWARE CONTROLLED DYNAMIC VOLTAGE SCALING

Energy Reduction Techniques for Systemswith Non-DVS Components

Multiprocessor Energy-Efficient Scheduling for Real-Time Tasks with Different Power Characteristics

Energy-Efficient Scheduling of Real-Time Tasks on Cluster-Based Multicores

Proactive Speed Scheduling for Real-Time Tasks under Thermal Constraints

Multiprocessor Scheduling I: Partitioned Scheduling. LS 12, TU Dortmund

Energy-Aware Scheduling for Real-Time Multiprocessor Systems with Uncertain Task Execution Time

CycleTandem: Energy-Saving Scheduling for Real-Time Systems with Hardware Accelerators

Energy-efficient Mapping of Big Data Workflows under Deadline Constraints

A New Task Model and Utilization Bound for Uniform Multiprocessors

Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors

Energy-aware Scheduling on Multiprocessor Platforms with Devices

Temperature-Aware Analysis and Scheduling

Energy-Efficient Speed Scheduling for Real-Time Tasks under Thermal Constraints

Implications on the Design

Efficient Power Management Schemes for Dual-Processor Fault-Tolerant Systems

Embedded Systems Design: Optimization Challenges. Paul Pop Embedded Systems Lab (ESLAB) Linköping University, Sweden

Power-Saving Scheduling for Weakly Dynamic Voltage Scaling Devices

Generalized Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems

Energy-Constrained Scheduling for Weakly-Hard Real-Time Systems

TOWARD THE PLACEMENT OF POWER MANAGEMENT POINTS IN REAL-TIME APPLICATIONS

Load Regulating Algorithm for Static-Priority Task Scheduling on Multiprocessors

On the Energy-Aware Partitioning of Real-Time Tasks on Homogeneous Multi-Processor Systems

Maximizing Rewards for Real-Time Applications with Energy Constraints

Real-Time Systems. Lecture #14. Risat Pathan. Department of Computer Science and Engineering Chalmers University of Technology

IN recent years, processor performance has increased at the

Energy-Efficient Speed Scheduling for Real-Time Tasks under Thermal Constraints

Multiprocessor Scheduling II: Global Scheduling. LS 12, TU Dortmund

An Energy-Efficient Semi-Partitioned Approach for Hard Real-Time Systems with Voltage and Frequency Islands

Real-Time and Embedded Systems (M) Lecture 5

Rate-monotonic scheduling on uniform multiprocessors

A Energy Optimization for Real-Time Multiprocessor System-on-Chip with Optimal DVFS and DPM Combination

Uniprocessor Mixed-Criticality Scheduling with Graceful Degradation by Completion Rate

Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems 1

arxiv: v1 [cs.os] 6 Jun 2013

Power-Aware Scheduling of Conditional Task Graphs in Real-Time Multiprocessor Systems

An Optimal Real-Time Scheduling Algorithm for Multiprocessors

Power Minimization for Parallel Real-Time Systems with Malleable Jobs and Homogeneous Frequencies

Automated Techniques for Energy Efficient Scheduling on Homogeneous and Heterogeneous Chip Multi-processor Architectures

Reclaiming the energy of a schedule: models and algorithms

Che-Wei Chang Department of Computer Science and Information Engineering, Chang Gung University

p-yds Algorithm: An Optimal Extension of YDS Algorithm to Minimize Expected Energy For Real-Time Jobs

Component-based Analysis of Worst-case Temperatures

The Power of Isolation

Thermal Scheduling SImulator for Chip Multiprocessors

Embedded Systems 15. REVIEW: Aperiodic scheduling. C i J i 0 a i s i f i d i

Schedulability of Periodic and Sporadic Task Sets on Uniprocessor Systems

On the Soft Real-Time Optimality of Global EDF on Multiprocessors: From Identical to Uniform Heterogeneous

The Concurrent Consideration of Uncertainty in WCETs and Processor Speeds in Mixed Criticality Systems

Online Work Maximization under a Peak Temperature Constraint

Energy-efficient scheduling

A Dynamic Real-time Scheduling Algorithm for Reduced Energy Consumption

TEMPORAL WORKLOAD ANALYSIS AND ITS APPLICATION TO POWER-AWARE SCHEDULING

Reliability-Aware Power Management for Real-Time Embedded Systems. 3 5 Real-Time Tasks... Dynamic Voltage and Frequency Scaling...

Paper Presentation. Amo Guangmo Tong. University of Taxes at Dallas February 11, 2014

STATISTICAL PERFORMANCE

Aperiodic Task Scheduling

Speed Modulation in Energy-Aware Real-Time Systems

CIS 371 Computer Organization and Design

Leakage Aware Dynamic Voltage Scaling for Real-Time Embedded Systems

Probabilistic Preemption Control using Frequency Scaling for Sporadic Real-time Tasks

Real-Time Scheduling and Resource Management

Resilient and energy-aware algorithms

Performance, Power & Energy. ELEC8106/ELEC6102 Spring 2010 Hayden Kwok-Hay So

Adaptive Dynamic Power Management for Hard Real-Time Systems

Task Models and Scheduling

Real-Time Systems. Event-Driven Scheduling

Temperature-aware Task Partitioning for Real-Time Scheduling in Embedded Systems

Timing Driven Power Gating in High-Level Synthesis

Multiprocessor Real-Time Scheduling Considering Concurrency and Urgency

Design and Analysis of Time-Critical Systems Response-time Analysis with a Focus on Shared Resources

Advances in processor, memory, and communication technologies

Real-time scheduling of sporadic task systems when the number of distinct task types is small

Cache-Aware Compositional Analysis of Real- Time Multicore Virtualization Platforms

Optimizing Energy Consumption under Flow and Stretch Constraints

Bounding the Maximum Length of Non-Preemptive Regions Under Fixed Priority Scheduling

System-Level Mitigation of WID Leakage Power Variability Using Body-Bias Islands

Improved Schedulability Analysis of EDF Scheduling on Reconfigurable Hardware Devices

ENERGY EFFICIENT SCHEDULING FOR REAL-TIME SYSTEMS. A Dissertation NIKHIL GUPTA

Task assignment in heterogeneous multiprocessor platforms

Paper Presentation. Amo Guangmo Tong. University of Taxes at Dallas January 24, 2014

Scheduling Periodic Real-Time Tasks on Uniprocessor Systems. LS 12, TU Dortmund

A Note on Modeling Self-Suspending Time as Blocking Time in Real-Time Systems

Optimal Integration of Inter-Task and Intra-Task Dynamic Voltage Scaling Techniques for Hard Real-Time Applications

AS computer hardware technology advances, both

Energy-Efficient Optimal Real-Time Scheduling on Multiprocessors

Energy-aware scheduling for GreenIT in large-scale distributed systems

Research Article Applying Dynamic Priority Scheduling Scheme to Static Systems of Pinwheel Task Model in Power-Aware Scheduling

Multiprocessor feasibility analysis of recurrent task systems with specified processor affinities

Multiprocessor Procrastination Scheduling in ERFair Realtime Systems

Exam Spring Embedded Systems. Prof. L. Thiele

Multiprocessor Energy-Efficient Scheduling with Task Migration Considerations

An Efficient Energy-Optimal Device-Scheduling Algorithm for Hard Real-Time Systems

Dependency Graph Approach for Multiprocessor Real-Time Synchronization. TU Dortmund, Germany

Multi-core Real-Time Scheduling for Generalized Parallel Task Models

EDF Feasibility and Hardware Accelerators

Online Energy-Aware I/O Device Scheduling for Hard Real-Time Systems with Shared Resources

Reservation-Based Federated Scheduling for Parallel Real-Time Tasks

System-Wide Energy Minimization for Real-Time Tasks: Lower Bound and Approximation

Transcription:

Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems Jian-Jia Chen *, Chuan Yue Yang, Tei-Wei Kuo, and Chi-Sheng Shih Embedded Systems and Wireless Networking Lab. Department of Computer Science and Information Engineering, National Taiwan University *Fisheries Agency, Council of Agriculture, Executive Yuan, Taiwan

Agenda Introduction Scheduling Algorithms Energy-Efficient Scheduling for Homogeneous Multiprocessor Systems Negligible leakage power consumption Non-negligible leakage power consumption Energy-Efficient Scheduling for Heterogeneous Two- Processor Systems Allocation Cost Minimization for Multiprocessor Synthesis under Energy Constraints Conclusion and Open Issues Page2

Motivations for Power Saving Rapid Increasing of Power Consumption Modern hardware design increases the power consumption of circuits. The power consumption of processors increases dramatically. Slow Increasing of the Battery Capacity The battery capacity increases about 5% per year Battery life time is a major concern for embedded systems Embedded Systems vs Servers The reduction of power is also needed to cut the power bill off Page

Hardware Methodology for Power Saving Dynamic power management (DPM) The operation mode of the system ACPI Micro-architecture technique Adaptive architecture Cache management Dynamic voltage scaling (DVS) Supply voltage scaling Intel Xscale, StrongARM; Transmeta Crusoe, Intel Pentium 4 Intel SpeedStep, AMD PowerNow! Threshold voltage scaling Page4

Dynamic Voltage Scaling A higher supply voltage usually results in a higher frequency (or higher execution speed) s = k * (V dd -V t ) 2 /(V dd ), where s is the corresponding speed of the supply voltage V dd and V t is the threshold voltage The dynamic power consumption function P() of the execution speeds of a processor is a convex function: P(s) = C ef V dd2 s, in which C ef is the switch capacitance related to tasks under executions P(s) = C ef s /k 2, when V t = 0 The static power consumption comes from the leakage current A constant or A sub-linear function of speed s Page5

An Example of Power Consumption Functions s +β s β Page6

Energy Efficiency Energy-efficient scheduling is to minimize the energy consumption while the performance index or the timing constraint is guaranteed To minimize the energy consumption resulting from the dynamic voltage scaling circuits Slow down the execution speed while the timing constraints could be met To minimize the energy consumption resulting from the leakage current Turn the circuit off whenever needed Page7

Non-Negligible Leakage Power Page8

Why Multiprocessor? Case 1 Energy = t s t Case 2 Energy = 2t (0.5s) =5 s t Page9

Related Work [Gruian et al. ASP-DAC 01, Zhang et al. DAC 02]: Heuristic algorithms based on the well-known list-scheduling [Mishra et al. IPDPS 0]: Heuristic algorithms based on the well-known list-scheduling for tasks with precedence constraints with communication costs [Anderson and Baruah ICDCS 04]: Heuristic partition algorithms to trade the number of processors with the energy consumption [Aydin and Yang IPDPS 0, AlEnawy and Aydin RTAS 05]: Heuristic algorithms based on traditional bin packing strategies Page10

Agenda Introduction Scheduling Algorithms Energy-Efficient Scheduling for Homogeneous Multiprocessor Systems Negligible leakage power consumption Non-negligible leakage power consumption Energy-Efficient Scheduling for Heterogeneous Two- Processor Systems Allocation Cost Minimization for Multiprocessor Synthesis under Energy Constraints Conclusion and Open Issues Page11

Problem Definition Given a set T of n periodic real-time tasks: τ i is characterized by its arrival time: 0 computing requirement: c i cycles period: p i relative deadline: p i A homogeneous multiprocessor environment with M processors The objective is to derive a feasible schedule so that each task is on a processor, each task completes in time, and the energy consumption is minimized Page12

Algorithm Largest-Task First (LTF) M = τ 1 τ 2 τ τ 4 τ 5 L 1 L 2 L Loads (c i /p i ) τ 1 τ 2 τ 5 τ τ 4 [Aydin et al. RTSS 01]: EDF schedule by executing tasks at a constant speed with 100% utilization is optimal for energy-efficiency when tasks are with an identical power consumption function 1. Sort tasks in a nonincreasing order of c i /p i 2. Assign tasks in a greedy manner to the processor with the smallest load. Execute tasks on a processor at the speed with 100% utilization Jian-Jia Chen, Heng-Ruey Hsu, Kai-Hsiang Chuang, Chia-Lin Yang, Ai-Chun Pang, and Tei-Wei Kuo, "Multiprocessor Energy-Efficient Scheduling with Task Migration Considerations", in ECRTS 2004. Algorithm LTF is a 1.1-approximation algorithm Jian-Jia Chen, Heng-Ruey Hsu, and Tei-Wei Kuo, "Leakage-Aware Energy-Efficient Scheduling of Real-Time Tasks in Multiprocessor Systems", in RTAS 2006. Page1

Leakage-Aware Largest-Task-First (LA+LTF) Loads (c i /p i ) τ 1 τ 2 τ τ 4 τ 5 L 1 L 2 L τ 1 τ 2 τ 5 τ τ 4 M = 1. Sort tasks in a non-increasing order of their loads (c i /p i ) 2. Assign tasks in a greedy manner to the processor with the smallest total estimated utilizations. Decide execution speeds Algorithm LA+LTF is a 1.28-approximation algorithm when the overhead on turning processors on/off is negligible Page14

Scheduling Scheme Non-negligible Overhead on Turning Processors on/off The total load of tasks in T is no more than s 0 An optimal solution will execute tasks on only one processor It becomes a uniprocessor scheduling problem Apply the 2-approximation algorithm for uniprocessor EDF scheduling strategy by Irani et al. in SODA 200 The total load of tasks in T is greater than s 0 Apply Algorithm LA+LTF for task assignment Apply Algorithm FF (first-fit) for task reassignment Page15

Algorithm FF (First-Fit) Execute tasks in an EDF order When a processor is idle, idle at speed S min M=4 s 0 s 0 SC la+ltf+ff The energy consumption of SC LA+LTF+FF is at most twice of the optimal solution Page16

Simulation Results E sw = 0.1 E sw = 0. Normalized energy: the energy consumption of the derived schedule divided by a lower bound of the input instance M=8 Page17

Agenda Introduction Scheduling Algorithms Energy-Efficient Scheduling for Homogeneous Multiprocessor Systems Negligible leakage power consumption Non-negligible leakage power consumption Energy-Efficient Scheduling for Heterogeneous Two- Processor Systems Allocation Cost Minimization for Multiprocessor Synthesis under Energy Constraints Conclusion and Future Work Page18

System Models Processing element models DVS PE Ideal PE (S min ~ S max ) vs. Non-Ideal PE (S min = S 1, S 2,, S M =S max ) Dynamic power consumption vs. static power consumption Power consumption: P 1 (s) Non-DVS PE Workload-independence vs. workload-dependence A networking device or an FPGA Power consumption: P 2 Task models: a set T of n tasks Period: p i Worst-case execution cycles on the DVS PE: c i Execution requirement on the non-dvs PE: u i Feasibility constraints: and c u 1 i τ i on the non DVS PE i τ S i on the DVS PE p i max Chia-Mei Hung, Jian-Jia Chen, and Tei-Wei Kuo, "Energy-Efficient Real-Time Task Scheduling for a DVS System with a Non-DVS Processing Element", in IEEE Real-Time Systems Symposium (RTSS) 2006 Page19

Workload-independent non-dvs PE Algorithm E-GREEDY Sort the tasks in a non-increasing order of Put all the tasks on the non-dvs PE initially Consider tasks in the order to move to the DVS PE: c i u i p i Is the solution better? YES!! No!! ττ 5 5 ττ 4 4 τ 2 τ 2 τ 1 DVS PE Non- DVS PE τ 5 τ 4 τ τ 2 τ 1 c i p i u i τ 5 τ 4 τ τ 2 τ1 0. 0.4 5 0.5 E-GREEDY: an 8-approximation algorithm 0.15 0.6 Minimize while τ on the i τ on the i DVS PE DVS u i PE c i ( p i τ in T i u 1 i ) 1 Page20

Workload-dependent non-dvs PE S-GREEDY Steps 1. Sort the tasks non-increasingly according to 2. Put all the tasks on the DVS PE. Generate a solution (A): go through from the first task If a task keeps saving more energy during its migration, then move it to the non-dvs PE if feasible; otherwise fix it on the DVS PE c i u i p i τ 1 τ 2 τ τ 4 τ 5 DVS PE Non- DVS PE τ1 τ 2 τ τ 4 τ 5 c i p i u i 0. 0.4 5 0.5 0.15 0.6 ( P ( s) = s, P2 = 0.4, Smax = 1, Smin 1 = 0) Page21

Workload-dependent non-dvs PE S-GREEDY τ 1 τ 2 τ τ 4 τ 5 DVS PE τ 1 Non- DVS PE minimize (0.8 + 0. 2x => x 1 = 0 1 ) + 0. 4 0. 2(1 x 1 ) τ1 τ 2 τ τ 4 τ 5 c i p i u i 0. 0.4 5 0.5 0.15 0.6 ( P ( s) = s, P2 = 0.4, Smax = 1, Smin 1 = 0) Page22

Workload-dependent non-dvs PE S-GREEDY τ 2 τ τ 4 τ 5 DVS PE τ 2 τ 1 Non- DVS PE minimize (0.6 + 0. 2x => x 2 = 0 2 ) + 0. 4 0. (1 x 2 ) τ1 τ 2 τ τ 4 τ 5 c i p i u i 0. 0.4 5 0.5 0.15 0.6 ( P ( s) = s, P2 = 0.4, Smax = 1, Smin 1 = 0) Page2

Workload-dependent non-dvs PE S-GREEDY τ τ 4 τ 5 DVS PE τ 2 τ 1 Non- DVS PE minimize (0.4 + 0. 2x => x = 0.582 ) + 0. 4 0. 4(1 x ) τ1 τ 2 τ τ 4 τ 5 c i p i u i 0. 0.4 5 0.5 0.15 0.6 ( P ( s) = s, P2 = 0.4, Smax = 1, Smin 1 = 0) Page24

Workload-dependent non-dvs PE S-GREEDY τ 4 τ 5 τ DVS PE τ 2 τ 1 Non- DVS PE minimize (0.5 + 0. 25x => x 4 = 0.666 4 ) + 0. 4 0. 5(1 x 4 ) τ1 τ 2 τ τ 4 τ 5 c i p i u i 0. 0.4 5 0.5 0.15 0.6 ( P ( s) = s, P2 = 0.4, Smax = 1, Smin 1 = 0) Page25

Workload-dependent non-dvs PE S-GREEDY τ 5 τ τ 4 DVS PE τ 2 τ 1 Non- DVS PE minimize (0.45 + 015. x => x 5 = 1 5 ) + 0. 4 0. 6(1 x 5 ) τ1 τ 2 τ τ 4 τ 5 c i p i u i 0. 0.4 5 0.5 0.15 0.6 ( P ( s) = s, P2 = 0.4, Smax = 1, Smin 1 = 0) Page26

Workload-dependent non-dvs PE S-GREEDY Steps 1. Sort the tasks non-increasingly according to 2. Put all the tasks on the DVS PE. Generate a solution (A): go through from the first task, if a task keeps saving more energy during its migration, then move it to the non- DVS PE; otherwise fix it on the DVS PE 4. Generate a solution (B): move the most energysaving task to the non-dvs PE c i u i p i Page27

Workload-dependent non-dvs PE S-GREEDY c i p i u i τ1 τ 2 τ τ 4 τ 5 0. 0.4 5 0.5 0.15 0.6 Only τ 1 is moved to the non-dvs PE ( P ( s) = s, P2 = 0.4, Smax = 1, Smin 1 = 0) Page28

Workload-dependent non-dvs PE S-GREEDY Steps of S-GREEDY 1. Sort the tasks non-increasingly according to 2. Put all the tasks on the DVS PE. Generate a solution (A): go through from the first task, if a task keeps saving more energy during its migration, then move it to the non- DVS PE; otherwise fix it on the DVS PE 4. Generate a solution (B): move the most energysaving task to the non-dvs PE 5. Return the better solution between (A) and (B) A 0.5-approximation ratio c i u i p i Page29

Evaluation Results (1) Non-Ideal DVS PE & workload-independent non-dvs PE: n=10, P 2 =558mW U 1* =1 ε= 1 Page0

Evaluation Results (2) Ideal DVS PE & workload-dependent non-dvs PE: n=10, P 2 =558mW, U 1* =1 Page1

Agenda Introduction Scheduling Algorithms Energy-Efficient Scheduling for Homogeneous Multiprocessor Systems Negligible leakage power consumption Non-negligible leakage power consumption Energy-Efficient Scheduling for Heterogeneous Two- Processor Systems Allocation Cost Minimization for Multiprocessor Synthesis under Energy Constraints Conclusion and Open Issues Page2

Problem Definition Input m processor types: M j with cost C j, j = 1.. m n independent periodic real-time tasks: Period of task τ i : p i Relative deadline of task τ i : p i Required cycles of a task instance of task τ i at M j : c i,j An energy budget in the hyper-period L of tasks: E budget Output Select a multisubset of these m processor types Assign each task to one allocated processor Determine execution speeds of tasks Consume no more than E budget in energy Minimize the allocation cost of allocated processors J.-J. Chen and T.-W. Kuo. Allocation cost minimization for periodic hard real-time tasks in energy-constrained DVS systems. In ICCAD 2006. Page

Approaches for Non-Ideal Processors Formulate the problem into an integer linear programming problem Relax the problem into a naïve linear programming (LP) problem unbounded in worst cases Relax the problem into m linear programming Sort processor types from cheap to expensive ones Restrict no processor type with index larger than j is used for each j=1,2,,m Find the solution with the minimum objective value among the m linear programming relaxations with feasible solutions Algorithm ROUNDING Assign tasks onto processors based on the optimal LP solution Have (m+2)-approximation Algorithm E-ROUNDING Page4

Evaluation Results Rounding E-Rounding Rounding E-Rounding The allocation cost of the derived solution is normalized to a lower bound Energy constraint is E min + (E max E min )*(constraint ratio) Page5

Approaches for Ideal Processors One processor type: Incrementally allocate processors until the energy consumption is satisfied At most use (1.189)m * +1 processors, where m * is the optimal cost Multiple processor types: Determine the (virtual) discrete speeds of processors manually Apply algorithms for non-ideal processors to assign tasks and energy constraint on each processor type Adopt the incremental approach to allocate processors in each processor type τ 1 τ 2 τ τ 4 τ 5 M = c i /p i 1. Sort tasks in a non-increasing order of c i /p i L 1 L 2 L τ 1 τ 2 τ 5 τ τ 4 2. Assign tasks in a greedy manner to the processor with the smallest load. Execute tasks on a processor at the speed with 100% utilization Page6

Evaluation Results Page7

Summary Energy-Efficient Multiprocessor Scheduling Homogeneous multiprocessor systems Negligible-leakage: A 1.1-approximation algorithm for homogeneous systems Non-negligible leakage A 1.28-approximation algorithm with negligible overhead in turning on/off processors 2-approximation algorithms for the other case Heterogeneous multiprocessor systems Approximation algorithms for systems with two processors Energy-Constrained DVS Synthesis Approximation algorithms based on parametric linear programming relaxations Ideal processor types Non-ideal processor types Page8

Additional Material Chip-multiprocessor (CMP) architecture [Yang, Chen, and Kuo in DATE 2005] Multiprocessor energy-efficient scheduling for tasks with different power characteristics [Chen and Kuo in ICPP 2005] Energy-efficient slack reclamation for multiprocessor systems [Chen, Yang, and Kuo in SUTC 2006] Energy-efficient scheduling with task rejection [Chen, Kuo, Yang, and King in DATE 2007] Multiprocessor instantaneous temperature minimization [Chen, Hung and Kuo in RTAS 2007] Page9

Open Issues Energy-Efficient Scheduling for DVS systems and I/O devices Heterogeneous multiprocessors Tasks with precedence constraints Tasks with uncertain execution paths Energy-Aware Synthesis Multi-dimensional floor-planning Tasks with precedence constraints Thermal-Aware Issues Thermal-constrained scheduling Thermal-constrained synthesis Page40

Questions and Suggestions?