VIA Apollo ProMedia Board Schematics

Similar documents
ISA INTERFACE & POWER SELECTION Size Document Number Rev Custom. XR82C684 EVAL BOARD 1.2 Date: Monday, August 13, 2007 DO NOT INSTALL CON_AT62B

+12V R16 100K +12V R17 100K R19 R18 100K 100K AVPP BVPP C21. C20 0.1uF. 0.1uF NOTES:

RSC CHIP VDD P05 P03 P01 P04 VDD GND PWM0 AVDD VDD AVDD P0-2 P0-5 P0-1 P0-6 P0-4 P0.3 GND P00. Y1 3.58MHz P00 P01 AGND P01 P00 P02 P02 P07 P0-0 P0-7

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

+12V R17 100K +12V R18 100K R19 100K R20 100K AVPP BVPP. C21 0.1uF. C20 0.1uF NOTES:

SVS 5V & 3V. isplsi_2032lv

J1B B1 B3 B5 B7 B9 B11 B13 B15 B17 B19 B21 B23 B25 B27 B29 B31 B33 B35 B37 B39 B41 B43 B45 B47 B49 B51 B53 B55 B57 VCC VCC USB_DET

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

core Tiny6410.sch DM9000 DM9000-etc.sch AC97 AC97-etc.sch USB HUB USB-HUB.sch Tiny6410SDK 1103

AD2_BUSY AD2_DIN AD2_DOUT AD2_/CS AD1_/CS AD1_DOUT AD1_DIN AD_SCLK AD_CCLK AD_OSC_EN AD1_BUSY AD_CONVERT GNDIO - P115

L13X DAUGHTER CARDS TABLE OF CONTENTS REV SL NO. TABLE OF CONTENTS VERSION VERSION HISTORY BLOCK DIAGRAM 4 UART-0 INTERFACE

GIGABYTE GA-6OXT Reference Schematics

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

HOSCO HOSCI AS M AS M C1 18P C2 18P C1 18P C2 18P GND VCC3 GPIOK7 R82 R82 10K A20 10K. #OffHook. FmHook #TRANSLED. VxBP 0.1U 0.

PCIextend 174 User s Manual

A B C D TXD[15:0] TXD10 TXPAR 2.2K R38 RA12 1 RA13 AD10 +3V J98 PHY_INT HSERR R70 PRST TXPAR. ATM Physical Local Bus. Local Bus Interface.

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

CLKOUT CLKOUT VCC CLKOUT RESOUT OSCOUT ALE TEST AD0 66 AD2 INT0 INT0 AD INT1 AD INT2/INTA0 AD5 AD7 AD7 INT AD8 AD8 AD10

Generated by Foxit PDF Creator Foxit Software For evaluation only.

VREF XREF=1/A1,1/B2,7/A2 C103 AVDD 0.1U VDDCORE DRVDD VDDIO ENC+ ENC- AIN+ OVR EC2 XREF=2/B2 XREF=2/B2 XREF=2/B2 XREF=2/A1 XREF=1/A1,7/B1 XREF=2/B2

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

Sirius-Rx-232. Sirius-Tx-232. SIRIUS-Rx. STATUS Prog RC-5. SIRIUS-Rx. Prog RCA-5 DAB-SDA DAB-SCL STAYUS AM-SMETER POWER-ON POWER-ON CE-PLL

SCHEMATIC REV. DRAWING NO. 9268CE01C REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O REV JP# * SEE ASSEMBLY INSTRUCTIONS

CP2102 TESTAMATIC SYSTEMS POWER 5V TO 3.3V SECTION PINOUT CHECK DECOUPLING CAPACITORS. Btype USB connector TSPL_PPS_1 2.2

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Cover Sheet Block Diagram. Clock Synthesizer. 462PGA Socket KT133(VT8363)---North Bridge. System Memory AGPPRO 4X SLOT PCI Connectors

MS-6524 SIS 645/650 CHIPSET Willamette/Northwood 478pin mpga-b Processor Schematics

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

1 INDEX & POWER, RESET 2 RF, SERVO & MPEG - MT1389E 3 MEMORY - SDRAM, FLASH/EEPROM 4 VIDEO OUT 5 AUDIO DAC WMA8766

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

HF SuperPacker Pro 100W Amp Version 3

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

LO_TX LO_TX MIXER_OUT MIXER_OUT VCC5V VCC5V VCC3V3 VCC3V3 VCC5V_TX VCC5V_TX VCC5V VCC5V VCC12V_TX VCC12V_TX VCC3V3 VCC3V3 AGND

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

PLAY0 CT7601 QFN48 REC ADC REC. Power LDO RCA RCA RCA*2. Ext. MCU RCA*2. SPDIF output. PWM LED x 2 POR. SPDIF input x 1 Flash. connector.

Quickfilter Development Board, QF4A512 - DK

DAC PLAY0 PLAY0 CT7601 DAC REC ADC REC RCA * 2. Power LDO RCA. RCA * 2 SPDIF output x2 RCA RCA RCA. Ext. MCU POR. PWM LED x 2. SPDIF input x 1.

OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OTG_FS_VBUS OTG_FS_N OTG_FS_P OTG_FS_ID OTG_FS_OC OTG_FS_PWR OLLO_SLEEP OLLO_SLEEP

Am186CC and Am186CH POTS Line Card

PTN3356 Evaluation and Applicaiton Board Rev. 0.10

MSP430F16x Processor

COVER PAGE, TOP 04 ~ 05 VGA, LED, 7SEGMENT

SCHEMATIC AD9265 EVALUATION BOARD REV. DRAWING NO. 02_A03421 RELAY CONTROL CHART A A DE N V C L O REVISIONS JUMPER TABLE S.

Intel 100MHz Pentium(R) II processor/440gx AGPset Dual-Processor Customer Reference Schematics

B0549-SCH-01 RD VEGA STDP4028 (DVI to DPTx) Reference Design PCB# Revision History

Intel Edison. 7V to 15V Brick Power Supply. 4.4V power supply and battery recharger UART 1 USB 0TG. EDISON BREAKOUT BOARD Title Title page

Revisions. TWR-MEM Drawn by: Convert into FSL template 9/8/09

Cover Sheet. Block Diagram DDR SLOT DDR TERMINATOR AGP SLOT PCI SLOTS LAN CONTROLLER

For max 243 R2OUT is low when R2IN is disconnected enabling the MAX 489 (RS-485) This will not work if MAX232 is used!

ZCRMZN00100KITG. Crimzon Development Board Kit. Product User Guide. Introduction. Kit Contents. Applying Power to Development Board

All use SMD component if possible

MS Version 0A 06/21/2001 Update. CPU: Willamette/Northwood mpga-478b Processor. System Brookdale Chipset:

KEIm Baseboard. PAGE DESCRIPTION 1 Block Diagram, History 2 SoM Connector. 3 LCD Connector. 4 Ethernet. 5 UART 6 Analog 7 Peripheral 8 Power

Design Overview. Page 2 Power,Flash,SDcard User switch,reset switch. Page 3 Ethernet. Page 4 Audio. Page 5 USB. Page 6 JTAG,BOOTSW,LED,Header

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

01 TITLE PAGE 02 MCU 03 DEBUG INTERFACE 05 POWER BRIDGE 06 MOSFET DRIVERS / VI SENSING XSKEAZ128REFDES

PCLKS SYNCHS PDATS[3:0] PCODES[3:0] STATCLKS CMDCLKS PCLKW SYNCHW PDATW[3:0] PCODEW[3:0] Sheet_2 CMDCLKS STATCLKW CMDDATW STATDATW PDACK[1:0]

Renesas Starter Kit for RL78/G13 CPU Board Schematics

NOTE: please place R8 close to J1

Service Information. Service. Service. Service FW-V220. Product Service Group CE Audio A02-160

A L A BA M A L A W R E V IE W

MAINS BUS (VEE AND RTN) MASTER BOARD SLAVE BOARD PORTS 1 THRU 24 PORTS 25 THRU 48 PORTS 49 THRU 72 PORTS 73 THRU 96 BOARD BLOCK DIAGRAM

PS2_B_CLOCK PS2_B_DATA PS2_A_CLOCK PS2_A_DATA UART_C_RXD UART_B_RXD UART_A_RXD UART_C_TXD UART_B_TXD UART_A_CTS UART_A_TXD UART_A_RTS GPIO[0:31]

XIO2213ZAY REFERENCE DESIGN

DOCUMENT NUMBER PAGE SECRET

PCB NO. DM205A SOM-128-EX VER:0.6

Project: Date. Version. Items V1.01 C C. SIM Technology TITLE DRAWN BY PORJECT. SIM800C+SIM28M_VTS Reference CONTENT VER CHECKED BY SIZE V1.

NV11,4Mx16 DDR, RGB, INTERNAL DVI-I, AGP.

U1-1 R5F72115D160FPV

3.3V_MCU D N5 D N2 BAV99 D N4 BAV99 D N13 3 BAV99. ESD solution 0.01U TP1 TP2 R4 75 R3 75 R5 75 TP3 TP4 TP6 TP8 R+ G+ B+ R 35 TP11. A-detect C 77 0.

U100. cgen_by BYPASS. cgen_cp CLK_FPGA_P (OUT0A) OUT0 CLK_FPGA_N (OUT0B) OUT0 (OUT1A) OUT1 (OUT1B) OUT1 (OUT2A) OUT2 U10 DS90LT012AH (OUT2B) OUT2

D28 D28 1N4001 1N4001 R301 R375 R k. 10k R82 R82. 47k. 47k USB_IN. 20k. 20k R87 R87 +3V. C uF. C uF GND +1V8. C uF.

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

XR21B1422/1424 POWER & USB 1.0 Date: Thursday, February 13, 2014

HIgh Voltage chip Analysis Circuit (HIVAC)

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

GIGABYTE GA-8I848P Schematics

3JTech PP TTL/RS232. User s Manual & Programming Guide

CONTENTS: REVISION HISTORY: NOTES:

2.5V 1.2V / 1.5V CORE 3.3V I/O MOUNTING HOLES GROUND TESTPOINTS +5.0V DC IN. SoC Solutions FB2 R K C12 15 PF FERRITE_BEAD C14 C C13 2.

Reference Schematic for LAN9252-SPI/SQI+GPIO16 Mode

Power. Video out. LGDC Subsystem

DISPLAY 1 DISPLAY 2 a. a b. a f. a f. b g. c d. c d. 16 x 2 HD44780 BASED ALPHANUMERIC DISPLAY LCD 16 X 2

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Reference Schematic for LAN9252-HBI-Multiplexed Mode

PCnet-FAST+ Am79C PQFP

Block Diagram. Level Translators USB ICSP. Ethernet PoE. Atmega 32U4. 16MHz. User button Reset 32U4. Headers. Reset. Wi-Fi Module. Leds.

nrf52840-mdk V1.0 An Open-Source, Micro Development Kit for IoT Applications using the nrf52840 SoC Revision History Function Description Page Rev.

Virtex 5 FF1760 DUT. Differential SMA Clocks 2X D. Single Ended Socket Clocks 2X. Upstream Connector. Upstream. Power Bus and Switches 5V

[1,2,3,4,6] VBAT. Headset Battery [1] BAT-M VBAT_M [1,6] BAT_ON 10K R2002 [1] BAT_DET CS_N(VBAT-) VBAT- [1,6] J2003 BAT-4PIN-BM22-4P [1] VBAT_M

EFM8BB3 USB Type-C 60 W Charger. Revision History. Board Function. Rev. Description. Title Page. A00 Prototype version. EFM8BB3 & User Interface

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

LED_POWER_STAGE1 PWM GND ADJ LED- -12V R2 RA. LED Power Stage LED_POWER_STAGE2 PWM GND ADJ LED- -12V R4 RB. LED Power Stage LED_POWER_STAGE3

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

X-USBPD-C-SHIELD. 2 Block Diagram 3 Type-C Connector 4 USB3/USB2 5 PTN5110 PD TCPC 6 Shield Headers 7 PD Source and Sink LS 8 3V3, 5V0, 1V8 Supplies

RETICLE 2 NORTH SW2 DPDT SOUTH. LM339A TxD1 Out 11 U2D DEC PULSE 1 FOCUSER-2 3.0V 17 CCD EAST U2A AUX -6 FOCUSER-2 FOCUSER SW1 DPDT

Transcription:

VI pollo ProMedia oard Schematics 0TF TITLE SHEET No. OVER SHEET SOKET 0 PROESSOR, NORTH RIGE VT0/, SOUTH RIGE VT/, LOK SYNTHESIZER GTL+ US N PULL UP RESISTORS SRM IMM SLOTS / 0 PI SLOT & PI SLOT PI SLOT & US / IS SLOT & SYSTEM ROM & MR SLOT IE ONNETORS & WKE UP IRUITRY FRONT PNEL & K PNEL ONNETOR (US 0/) FN ONTROL IRUITRY & VG ONNETOR ' UIO OE & UIO PORTS - ONVERTERS TX POWER ONNETORS & YPSS PITORS VI TEHNOLOGIES SSUMES NO RESPONSIILITY FOR NY ERRORS IN RWING THESE SHEMTIS. THESE SHEMTIS RE SUJET TO HNGE T NY TIME WITHOUT NOTIE. OPYRIGHT 000 VI TEHNOLOGIES INORPORTE. JETWY INFORMTION OVER SHEET Size ocument Number Rev ustom 0TF.0 ate: Thursday, March, 00 Sheet of

F P M J E E J K F Use 00 Packages and J F M Q M MOS I/O J F R E M F G F G F T R P U V H M T R Place 00 Package K F Y K H X M K J Y H J GTL M0 M E K E 0 H F0 M0 M 0 Z MOS I/O M H F E J J L MOS I/O M J T M V E M 0 SOKET 0 M Z H H P F E distribute within 00 GTL F 0 M H K F F0 S ( cap for every inputs) J J PIN Z X M Y W M0 mils of PUVREF inputs N P J T 0 J J H *For intel F-PG cpu V, near F V M L E JETWY INFORMTION 0TF.0 SOKET 0 PROESSOR ustom Thursday, March, 00 Size ocument Number Rev ate: Sheet of -HLOK PI0 H -FERR_ H H INTR VI -0M -RS H H -HITM H -PUINIT H VMOSREF -S H VI0 H -SMI_ -NR H0 H H H[..] NMI H0 H H H H -REQ0 -SMI_ -IGNNE H H H -RS H H H H H H H -SY H VI LKREF -IGNNE -FLUSH H0 H H -STPLK H[0..] H H -RS0 H -0M H H H H H0 H LKREF H -HREQ H H H H H H H H H H -PUINIT H H PUVREF H -SLP H H H -EFER H H PILK -FERR_ H H H0 -PURST H H0 -RY H H PI -HREQ -HREQ PUVREF H -STPLK H H H H H0 H0 H0 -HTRY H H H H H0 H -HIT -PRI H VI H H H H H H H VI H H -SLP VMOSREF H -HREQ H INTR -HREQ0 H PUVREF -PUINIT, -HLOK, H[0..], -SEL VI0 INTR, PIN_G VI NHTRL -REQ0, PULK -0M, PI PILK -SY, -SEL0 H[..], -PRI, -HITM, VI SLEWTRL PI0 -HTRY, -PURST, -STPLK, VI -EFER, -SLP, -S, -SMI_ -RS[0..], -FLUSH -RY, -NR, -HREQ[0..], NMI, RTTTRL -FERR_ -IGNNE, PWOK VI -HIT, VMOS VMOS _ VMOS.u N-P R0 K.u N-P.u.u.u.u N-P.u.u 0U_SM.u N-P R % U SOKET 0_ K H H N L H0 L H K0 N L K L N E Z G J E F Y K Z E N W H G E E N N J W T N M U S T J S P Q M Q L N U H R P H L G F G K E E F J F 0 E F L N N G E L L E G G M L J L J K J K0 K H H L L X W U H0 J G H H H K N L N N K N L L Z E F K R V K K L M L J E E S K H H0 K L L N N G N M Y J X G 0 0 0 0M S LK NR P[] P[] PM[0] PM[] PRI R0 SEL0 PUPRES 0 0 0 0 0 0 0 SY EFER RY */EGTRL FERR FLUSH HIT HITM IERR IGNNE INIT INTR/LINT[0] NMI/LINT[] PI[0] PI[] PREQ PWRGOO PILK LOK PRY REQ[0] REQ[] REQ[] REQ[] REQ[] RESET/* PLL PLL SLP SMI STPLK THERMTRIP RS[0] RS[] RS[] TRY TK TI TO TMS TRST THERMP THERMN _.V/* _.V/RSV* _MOS/* VREF0 VREF VREF VREF VREF VREF VREF VREF/VMOSREF* VI[0] VI[] VI[] VI[] RSRV RSRV RSRV *VI_MV/ RESET RSV/NHTRL* RSV/* *LK_/LKREF SEL /* */RSV N-P N-P.u R 0 % 0.u T 0UF_SM 0 N-P R0 0 %.u R0 0 % R0 % N-P R00 0 R 0 %.u R 0 0.u.u N-P R 0 L0.uH

E U N 0 E S S 0.U U U U _PWG _PWG R K YN_OE PIN_F L J /RSV* N /RSV* K /YN_OE* F /_PWG* /PUET* EP SOKET 0_ TUL TUL: TULTIN:HI SET G = OPPERMINE:LO SET G = G S Q N00 PIN_G PIN_G R K R % YN_OE NHTRL NHTRL R K R.K TUL TUL R0 K R.K G Q0 N00 TUL: TULTIN:HI OPPERMINE:LO S PIN_F F: TULTIN:HI OPPERMINE:LO E Q MMT0 -TUL -TUL -TUL: TULTIN:LO OPPERMINE:HI JETWY INFORMTION SOKET 0 PROESSOR(PRT-) Size ocument Number Rev ustom 0TF.0 ate: Thursday, March, 00 Sheet of E

Under N JETWY INFORMTION 0TF.0 NORTH RIGE VT0 (PRT) Thursday, March, 00 Size ocument Number Rev ate: Sheet of H0 _V H V_V H H H0 H H0 -EFERR H H VSYN -RS -HITM H XLTI H -S H GREEN H -RS OMP H VLF H H H H H -SY H H -SUSPEN H H SL H H H H0 -ENTEST -NR H H -HTRY -HLOK IMIIN H H V_V H -INT_ H H H H H H -HREQ H H H H H H IRSET H -HREQ -HREQ VLF H RE H0 -HIT H H H H -HREQ0 H H H H -RS0 H H H H H0 H H LUE H -PURST H H0 H H H H H H _V H0 H H H H H H0 H -HREQ H H H S GUILK H H H0 H HSYN H H -RY -PRI H H -REQ0 H H H _V V_V IMIIN -SUSPEN V_V GTLVREF -RS0, HSYN -HLOK, S -HREQ, -HREQ, -S, LUE -HTRY, SL VSYN H[:], GREEN RE H[0:], -SY, -HREQ, -EFER, -RY, GUILK -PRI, -HITM, -INTR_,, -PURST, -HREQ0, -RS, -REQ0, -HREQ, -HIT, -RS, -NR, GPO _V V_V V_V _V _V V_V _V V_V _V V_V V_V _V _V _V V_V V_V V_V V M u M u M u S TP TP TP U VT0T E F 0 E0 0 0 0 E E E E E E E E 0 E0 E 0 0 E 0 F E E V V J E E F F E E F F F H G G G H G G H H J J H K J J L K J K K L L K L L M K M M M R T T R R R R R P P P P N N N N U T U U V V U V T U T U V V W M M W Y Y W W W Y Y J E H F J G G G J G H K H E F F F E E E E F L R P N M T P N L Y E F F F F F0 F F F0 G J K 0 0 0 H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H H H H H H H H0 H H H V_V V_V _V _V RE GREEN LUE HSYN VSYN S SL OMP IRSET ENTEST SUSPEN ENPV/VM0 ENPVEE/VM ENPLT/VM LP/VM FLM/VM E/VM SFLK/VM P0/VM P/VM P/VM P/VM0 P/VM P/VM P/VM P/VM P/VM P/VM P0/VM P/VM P/VM P/VM P/VM0 P/VM P/VM P/VM P/VM P/VM P0/VM0 P/VM P/VM P/VM P0/VSWE P/VQM P/VQM P/VSRS P/VM P/VSS P/VM0 P/VM P/VM0 P/VM P0/VM P/VM P/VM P/VM P/VM P/VM PLK/VQM PHS/VMLK PVS/VQM0 VSF TV0/VM TV/VM TV/VQM TV/VM TV/VQM TV/VM TV/VQM TV/VQM TVLK/VM TVHS//VM TVVS/VM IMIO/VM IMIIN/VM INT VLF VLF XTLI XTLO V_V V_V V_V _V _V S NR PRI SY EFER RY HLOK HITM HIT REQ0 HTRY PURST RS0 RS RS HREQ0 HREQ HREQ HREQ HREQ GTLVREF GTLVREF VM VM VM VM VM VM VM VM VM0 VM VM VM0 VM VM VM VM VM VM VM VM VM VM0 VM VM VM R % R 0 % 000p 0p 0p R.K R 0 % P0.u M0 u S P 000p M u M u M u T 0u RN0.K PR 000p L F T 0u u (OT) 000p L F L F T 0u 0 000p L F T 0u 000p L F L F T 0u 000p L0 F L F R.K R.K M u M0 u

REF NOE THOE (Near N) PLE THESE OMPONENTS NER N 0TF JETWY INFORMTION 0. NORTH RIGE VT0T (PRT ) Thursday, March, 00 Size ocument Number Rev ate: Sheet of -SS -S M0 M M M M -RS M M0 M M M0 M M _ -TRY M M _0 M -GNT -GNTX HLK M M -EVSEL M0 -S -GNT KE -SRS -PGNT M M -REQ M0 M M -PREQ M -RS0 M -SERR M -S _ M M PW_GOO M0 -REQ -S -S0 _ M _ M -PLOK -IRY -RS -RESETX -S M M M0 M M M M -E _ V_N _ PLLTEST -SUSSTNT _ -RS M M -REQ _-E0 M M -GNT -REQ0 _ M M -STOP _ M LKI -REQ KE _ M _-E M M M -FRME M LKO 0 M M _ M _ M M M -GNT _ M M M _ M -GNTX M KE0 -S M M NPLK _ M M -S M -GNT0 _0 M M _ -SWE M _0 -LKRUN V_S M _ M _ M0 _ M M M _ M M0 M M KE _-E -REQX PR -REQX _ PLLTEST LKO_ LKI V_S M 0 _-E,, _,, KE0 0 -GNT0 -REQ0 -PREQ M 0 -SS 0 -RESETX _,, _,, _,, -PGNT -GNT -S 0 M 0 _,, -IRY,, _,, -S 0 _,, -STOP,, -SRS 0 M 0 -RS 0 _,, M 0 _0,, _,, _-E,, -LKRUN _,, _,, _-E,, -RS0 0 _0,, _,, M0 0 -SERR,, -S 0 _-E0,, -S0 0 M0 0 -GNT _,, -EVSEL,, M 0 _,, _,, _,, -PLOK, M 0 KE 0 -S 0 M 0 _,, _,, LKI -S 0 _,, M 0 _,, PR,, NPLK HLK PW_GOO, _0,, M[0:] 0 KE 0 _,, _,, _,, M 0 _,, _,, M 0 -REQ _0,, -S 0 -FRME,, _,, -TRY,, _,, -RS 0 M 0 -REQ M 0 -SUSSTNT KE 0 -RS 0 -SWE 0 -S 0 _,, LKO V_IM V_IM SSK R 0 R 0 R N-0 R 0 00 N-p (OT) U VT0T Y Y Y Y Y W V W F E W W F M K L L M M N N P P R R P T T T F E 0 0 E0 F E F E K L M L M N N N P P R R R T T U E F 0 F0 E E F E U U V G H W Y 0 0 P N F N F P T P N L R F E E F E F E F E E F F E F F E F F E E 0 0 E0 E 0 F0 J K E F G H H L L F F F F F N P H W J U Y E E F E F T M N P R T L M N P R P N M V K E F V V U U W L T M T L L M M R R T T RS0 RS RS RS RS RS S0 S S S S S S S M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M M M M M M M M0 M M M M0 M M M M M M M M M0 M SRS SS SWE M VSUS VSUS VSUS 0 0 0 0 E0 E E E REQ0 REQ REQ REQ GNT0 GNT GNT GNT FRME EVSEL IRY TRY STOP PLOK PR SERR PREQ PGNT PLK LKO LKI POWORK RESETX LKRUN SUS_ST LK V V M M M RESET PLLTEST GNTX REQX SRS/KE SRS/KE SS/KE SS/KE SWE/KE SWE/KE0 VSUS R R.K L F T 0u 0p U VT0T J J0 J J J J J J K K L L M M R R T T U U V V0 V V V V V V R F F J J N N P P V V V V V V V V V V V V V V V V V V V V V V V V V V V V V V 000p L F RN000.K PR 0 UF(OT) M u UF(OT) N-SM 0 0p

ILK & IT PULL UP RESISTOR U SHOUL PLE TRE EN P_0 P W ITLK_ P_ SIN_ ITLK_, P P0 S0/ITLK V SIN_, P_ P0 P S/SIN Y SIN_ P_ SYN SIN_ RN00 RN PR R P S/SIN.K PR V R SS_ -SS P_ SOUT SYN, R P S/SYN Y SS_ -SS P_ -RST SOUT, -SS S_0 S0 -SS T P S/SOUT R U R P_ JY -RST, T P S/-RST W ILK S_ S P_ JX JY S0 T0 P S/JY U GPIO P_ JY JX S T P S/JX Y JY IT P_ T P S/JY V JX GPIO P_0 J JX R0 P S/JX T P_ J J R P0 S0/J W J -PGNT R 0K -SIOW -SIOW P_ J -SIOW R P S/J U -SK -SK P_ J J -PREQ -SK P P S/J W -SIOR -SIOR P_ MSO J R 0K P P S/J Y -SIOR S S_ P_ MSI MSO N0 P S/MSO Y -LKRUN S MSI R 00 P S/MSI RN PR P_0 M U S_0 P_ M P0 S0 V S_ P_ M P S U0 S_ V_S PS_ L0 P S U SS_ PS_ M PS SS U SS_ R SREQ R SREQ SREQ -PK M0 PS SS V -SK P_-.K SRY R SIORY PREQ N PK SK Y0 SREQ SIORY -PIOR N PREQ SREQ W -SIOR -PIOW N PIOR SIOR W0 -SIOW PRY N PIOW SIOW V0 SRY PRY SRY V_S T R K T,, _0,, _,, _,, _,, _,, _,, _,, _,, _,, _,, _0,, _,, _,, _,, _,, _,, _,, _,, _,, _,, _0,, _,, _,, _,, _,, _,, _,, _,, _,, _,, _0,, _,, _-E0 _-E,,,, _-E,, _-E,, -FRME,, -IRY,, -TRY,, -STOP,, -EVSEL,, -SERR,, PR,, _ -PREQ -PGNT, -PIRST,, -INTR_ -INTR_,, -INTR_, -INTR_ SPLK 0p JT 0p T X.KHz _0 L Y -0M _ -0M, IR L 0 0M V _ K0 PURST V -FERR -FERR V_S _ K FERR Y -IGNNE IRRX _ -PUINIT -IGNNE, K IGNNE T S_- IR _ INTR -PUINIT, IRRX K INIT W -TLOW IRTX _ NMI INTR, RN SUS_LK IRTX K INTR U _ -SLP NMI, 0K PR J0 NMI T -RI _ -SMI -SLP, HEER X J SLP/GPO U -PME _ -STPLK -SMI J SMI W -STPLK, -EXTSMI RN V_S _0 J STPLK -SMLT 0K PR _ H0 0 U ILK -SUSST _ IT ILK,0 H SMLK T R IT,0 _ H SMT.K _ H W PW_GOO -PWRTN _ -LKRUN PW_GOO, V_S R H PWRG W, PW_N _ SPEK -LKRUN F LKRUN V _ E0 SPKR W P_- SPEK,,.u _ E GPI/IRQ T GPIO P_- R0 _ E GPIO/GPIO U GPIO _0 E *MS/GPIO T V_S _ 0 0 GPO0 R.K 0K _ 0 _ Y GPO -SUSST _ 0 PUSTP/GPO V GPO -SUSSTNT _ 0 PISTP/GPO _ N V0 -SUSST SPEK K R _ SUSST/GPO T0 SUS_LK _ SUSLK NOTE: SEON IE US IS _ Y0 -EXTSMI -EXTSMI SSIGNE TO UIO/GME _0 EXTSMI V -RI _ 0 RING/GPI T -PME -RI -TLOW -PME, V_S PME/GPI/THRM U _-E0 J TLOW/GPI Y -PWRTN _-E G0 _E0 PWRTN V -RSMRST P0 P_0 _-E S_- -RSMRST F _E RSMRST U0 RN P P -E -SMLT S_- _E LI/PIREQ/GPI W0 -RSMRST R 0K PR P P E SMLT/GPI P P_ -FRME F V GPO P P_ -IRY -SUS GPO F FRME SUS/PIK/GPO RN0 W -SUS, P P_ -TRY F0 IRY SUS/PIS/GPO Y -SUS PR P P_ -STOP G -SUS, TRY SUS P P_ -EVSEL G STOP P P_ -SERR G EVSEL RN +V P P_ PR G SERR F PR P0 P_0 _ 0 PR G P P_ -PREQ L ISEL L RN P P_ -PGNT L REQ P _ P P_ -PIRST GNT R R R P P_ PIRST R0 PR 0K K % K % P P_ -INTR_.u.u -INTR_ PINT Y R P[0:] -INTR_ PINT IN -INTR_ PINT 0K % RN W R P0 P0 P_0 PINT IN 0K % P P_ SPLK E U M u P P P_ PILK IN P -PS PS_ Y V M u -PS RTX IN PR V R N-0 RN PR W HS/GPIO/GPIO0 -PS -PS PS_ RTX W L RT HM_ -PIOR -PIOR V_S R TSEN R 0K % -PIOR -PIOW -PIOW R0 SUS T 0JT-0 -PIOW -PK -PK -PK SUS VREF R 0K % L V_T Y Y RT PREQ PREQ VT TSEN PREQ R PIORY PRY T H T PUFN 0JT-0 PIORY R 0u J FN PUFN K U PUFN PUFN M FN/GPIO/GPIO N R R L F JETWY INFORMTION R HWM T R R R.u 0u SOUTH RIGE VT (PRT ) HWM L F VT Size ocument Number Rev HM_ 0TF.0 t t ate: Thursday, March, 00 Sheet of

IRQ N-0 R 0K R R 0 -SLPTN S S S S S0 S S S S0 S S S S S S S S S S0 S S S S S -K0 -K -K -K -K -K REQ0 REQ REQ REQ REQ REQ EN LE -SHE -REFRESH -IOR -IOW -MEMR -MEMW -SMEMR -SMEMW -IOS -MEMS IOHRY -IOHK T SIO_OS SYS_LK IRRX IRTX IRQ IRQ IRQ IRQ IRQ IRQ0 IRQ, IRQ, IRQ RN PR U S_0 P_PR0 S[0:] RN W S_ P_PR P_PR0 PR U V *S0/S0 PR0 S S_ S S_ P_PR P_PR V *S/S PR S S_ S S_ P_PR P_PR 0 0 S S S_ S S U *S/S PR S_ P_PR P_PR U *S/S PR S S_ S S_ P_PR P_PR S U *S/S PR S S_ S S_ P_PR P_PR S S S_ S S T *S/S PR E P_PR S S_ T *S/S PR P_PR S S_ S S_ P_PR T *S/S PR S0 S_0 S0 S S_ S0 T *S/S P_-K S_0 R *S/S K -MSTER S_ P_USY R *S0/S0 USY -SOE S_ P_PE IR R *S/S PE E OE S_ P_SLT R *S/S SLT N-F S_ R *S/S ERROR P_-ERR S_ P *S/S PINIT P_-INIT S P_-F P *S/S UTOF E S[:] P_-SLIN U S P S SLTIN S S_ S S P_-ST K S STROE RN S S_ 0 0 S S S TX S S_ S S K S RN TX RN S S0 J S TX TR S S_ S S RTS TR J L0 TR RN S S_ S S S TS RTS RN J L RTS S0 S_0 S0 S S SR TS RN S S_ S S0 J L TS SR L SR RN S S_ S S S0 RI RN Y E S S RX RI PR Y S0 RI RX -MSTER S -MSTER W S RX -SOE IR S Y S 0 TX OE S TR TX W S TX TR N-F S V S TR E0 RTS S Y S RTS TS RTS S W S TS 0 SR TS S SR L S SR 0 S M S RI S0 M S RI 0 RX RI S RX N S0 RX S N S F US_ L F RN0 RN0 S N S US S_0 S0 S_ S S_0 S0 S_ S S P S T S_ S S_ S S_ S S_ S S P S S_ S S_0 S0 S_ S S_0 S0 S.u 0u S_ S S_ S S_ S S_ S -K0 L F US_ L F -K E K0 US N-0X N-0X -K K USLK -K UST0+ USLK RN00 RN0 L K *USLK S_ S S_ S S_ S S_ S -K M K *USP0+ UST0- S_ S S_ S S_ S S_ S -K N K *USP0- UST+ S_ S S_ S S_ S S_ S K *USP+ UST- S_ S S_ S S_ S S_ S *USP- H -O -O REQ0 -O0 REQ -O0 N-0X N-0X E L *RQ/O/SERIRQ/GPIOE G RQ0 *K/O0/GPIOF REQ RQ UST+ REQ M RQ *USP+ UST- REQ M RQ *USP- UST+ RN00 REQ N RQ *USP+ E UST- UST- RQ *USP- UST+ US- US+ EN E K_LK UST+ LE K_T K_LK H EN *KK/K0G UST- US+ -SHE MS_LK K_T US- F LE KT/KR MS_LK -REFRESH E SHE MSK/IRQ MS_T -IOR MS_T PR REFRESH MST/IRQ -IOW IOR -ROMS -MEMR -ROMS U IOW *ROMS/KS 0 R.K -MEMW V MEMR *Set INIT low active. p p p p -SMEMR MEMW RVEN0 -SMEMW SMEMR RVEN S -IOS F SMEMW RN00 -MEMS F IOS INEX E 0 UST0- IOHRY UST0+ US0- US0+ -IOHK F MEMS MTR0 IOHRY S UST- T H IOHK/GPI0 S0 UST+ US- RSTRV J T MTR US+ RSTRV IR E 0 PR SIO_OS E STEP R H OS WT LK WGTE E IRRX TRK00 p p p p IRTX E IRRX/GPO WRTPRT 0 IRTX/GPO RT IRQ G HSEL IRQ G IRQ SKHG IRQ G IRQ F F G IRQ F U U R0 IRQ F *IRQ/SLPTN G RES_RV IRQ H IRQ J RES_RV IRQ0 R 0 F0 K IRQ J0 F0 U IRQ K IRQ0 J RN00 R0 -RESETX IRQ L IRQ J -RESETX IRQ F0 K IRQ K IRQ U K0 RSTRV R0 -IERST T K -IERST -SOE U XIR/GPO K F0 *SIOUT/SOE/GPO L 0 PR F L F0 L0 F L F L F M H M0 JETWY INFORMTION J M K M M P SOUTH RIGE VT (PRT ) N R Size ocument Number Rev VT 0TF.0 ate: Thursday, March, 00 Sheet of

T 0u X.u _.MHZ.u p p USLK IS_OS GUILK SIO_OS 0.u.u L K_V F.u.u K_V.u.u.u.u 0 L _LK F00- L N-F U V V V V V V V VL VL MOE/PI_F PI0/FS PI PI PI PI UFFER IN IOPI 0 FS R 0K R 0 R K_V R R0 RN0 PR R R SPLK NPLK PILK PILK PILK0 LKO SLK SLK SRM0 SRM RN0 PR SLK0 SRM SLK SRM SLK SRM SLK SRM,0 IT,0 IT SRM ILK ILK SRM R SLK ST SRM 0 SLK SLK SRM R SRM0 X SRM 0 R LKI X SRM_F FS R HLK USLK R FS0 M/FS PU0 R PULK IS_OS R M/FS0 PU REF0/PI_SP GUILK R REF/FS PU_SP SIO_OS R0 FS WR- SPLK NPLK PILK PILK PILK0 LKO SLK 0 SLK 0 SLK0 0 SLK 0 SLK 0 SLK 0 SLK 0 SLK 0 LKI HLK PULK PILK R 0 Q N00 S G PILK R K TULTIN SET PILK V OPPERMINE SET PILK.V TUL NPLK p SLK 0 0p SPLK p SLK 0 0p PILK0 0 p RN R00 R0 SLK0 FS0 0 0 PILK p SLK FS SLK FS 00_- PILK p SLK FS _-00 0K PR SLK P 0P_P 0p -SEL0 -SEL -SEL0 -SEL JMP 00_- _-00 HLK PULK USLK IS_OS 00 0 0p 0p p p SLK LKI LKO 0 0p N-p N-0p HEER_X SIO_OS p JMP GUILK p - - - - PU ON ON UTO ON ON ON 00 JETWY INFORMTION LOK SYNTHESIZER Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet of

_ R 0 FOR FUTURE PU voltage translation VMOS MMT0 R0.K Q0 E -FERR -FERR -FERR_ VMOS R 0 H H H H, -PURST -PURST H Removed T 00uF P H0 RN0 H RN H RN -HREQ0 H0 H H, -HREQ0 PR PR PR -HREQ H H H, -HREQ -HREQ RN H H H0, -HREQ -PRI H H H, -PRI PR RN RN RN -RS H H H0, -RS PR PR PR -HLOK H H H, -HLOK 0.u.u -EFER H H H, -EFER RN0 -HREQ H H H, -HREQ PR.u.u RN RN RN -RS0 H PR H PR H PR, -RS0 -HIT H H0 H -HTRY H H H, -HIT.u.u -HTRY RN -HITM H H H, -HITM PR N-.u (OT) 00 0.u RN RN RN -REQ0 H0 PR H0 PR H PR, -REQ0 -RS H H H -RY H H H0, -RY M.u.u RN -SY PR H H H, -SY.u.u RN RN RN H PR H PR H PR -S R0 H H H, -S M0.u.u H H H.u.u H RN H RN H RN H PR H0 PR H PR.u 00 M.u H H H H H H VMOS NOTE: TERMINTION VLOTGE EOUPLING H RN H RN H RN NER SOKET 0 H PR H PR H PR -FLUSH H H -HREQ -FLUSH -0M RN H H H, -0M -IGNNE H H -NR RN, -IGNNE 0 PR RN RN0 -STPLK H PR H0 PR H PR, -STPLK VMOS Thomas Removed for detecting ratio by PU, H[0:], H[:], -HREQ, -NR Thomas modified for detecting Ratio by PU -SMI -SMI Near S R.K T R N-0 VMOS R0 N-0 Near PU -SMI_ 00// -SMI_, NMI, INTR, -SLP, -PUINIT PI0 PI -SMI_ NMI INTR -SLP -PUINIT PI0 PI R 0 R 0 R 0 R 0 RN 0 PR R SLEWTRL 0 % (/W) RTTTRL R 0 % (/W) JETWY INFORMTION GTL+ PULL UP RESISTORS Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet of

M[0:] M[0:] M POWER-UP STRPPING OPTIONS M0 M M M M M M M M M M0 M M M M SLK0 SLK SLK SLK KE0 KE M M M M M M0 M M M0 M M M M M M M M M M M M M M M M M0 M M M0 M M M M M M M M M M M M M M M M M0 M M M0 M M M M M M M M M M M M M M M M M0 M M M0 M M M M M M M M M M M M M M M M M0 M M M0 M M M M M M M M M M M M M M M M M0 M M M0 M M M M M M M M M M M M M M M M M0 M M0 0 M0 R M M0 GLOK ELY IMM LO LO 0 (LK) 0K LO HI M0 0 -RS0 HI LO M R M 0 RS0/S0 -RS -RS0 HI HI M -RS0 -RS 0K RS/S M RS/S -RS M RS/S -S0 M S0/QM0 -S -S0 M -S -S S/QM M 0 S/QM -S -S M S/QM -S -S M -S -S S/QM -S M:LO ISLE L FUNTION M R M0 S/QM 0 -S M 0(P) S/QM -S -S 0K M -SWE -S S/QM -SWE WE0 M R M WE/U -SS M 0 U/S -SRS -SS N-0K U/RS -SRS SLK0 SLK SLK SLK KE0 KE 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 K0 K K K U/VREF U/VREF KE0 KE N N N N N 0 V_IM 0 0 0 0 00 0 0 0 0 0 0 M HI LO M LO LO HI HI Graphic Test Mode TEST MOE NORML M LO HI LO HI GRPHI LOK SELET NORML TEST TEST TEST M0 0 -RS M -RS -RS R 0 RS0/S0 M M -RS -RS RS/S M RS/S -RS 0K M RS/S -S0 M S0/QM0 -S M S/QM -S M R M 0 S/QM -S M S/QM 0K -S M S/QM -S M0 S/QM 0 -S M 0(P) S/QM -S M S/QM -SWE WE0 M WE/U -SS M0 M Nlock elay M R M 0 U/S -SRS LO LO 0 (LK) U/RS 0K LO HI IMM_P HI HI LO HI M0 R IT 0K SLK ILK SLK SLK V_IM SLK SLK SLK R 0 SLK SLK KE M IOQ LENGTH KE KE KE HI LO M R0 0K 0 0 0 0 0 0 0 K0 K K K U/VREF U/VREF KE0 KE N N N N N 0 0 0 0 0 0 R 0 0 0 0 0 0 0 0 0 0 QS0/QS0 RFU/QS QS/QS RFU/QS QS/QS 0 0 QS0/QS0 RFU/QS QS/QS RFU/QS QS/QS 0 0 RFU/QS QS/QS RFU/QS RFU/QS 0 RFU/QS QS/QS RFU/QS RFU/QS 0 U/OE0 U/OE U/OE0 U/OE S S S0 S S S0 SL S SL S IT ILK IMM_P IMM IT, ILK, M R 0K PU FREQ FIX UTO MOE Thomas M R 0K M R 0K V_IM JETWY INFORMTION SRM IMM SLOTS Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet 0 of

, -INTR_, -INTR_ -REQ0,, _,, _,, _,, -E,, _,,,, _,, _,, _,, _-E,, -IRY,, -EVSEL, -PLOK -PERR,, PILK0 -SERR,, _-E,, _,, _,, _0 PI PI -V -V -V TRST# +V -V TRST# +V TK +V TK +V TMS TMS 0 TO TI 0 TO TI +V +V -INTR_ -INTR_ -INTR_ -INTR_ -INTR_,, +V +V +V INT# -INTR_ -INTR_ -INTR_ -INTR_, +V INT# INT# INT# -INTR_ INT# INT# INT# +V INT# +V 0 PRSNT# RESERVE 0 PRSNT# RESERVE RESERVE +V(I/O) RESERVE +V(I/O) PRSNT# RESERVE PRSNT# RESERVE PV_S S PV_S S 0 RESERVE RESERVE -PIRST -PIRST PILK0 -PIRST, 0 RESERVE RESERVE RST# PILK -GNT0 PILK RST# LK +V(I/O) -GNT -REQ0 -GNT0 LK +V(I/O) GNT -REQ GNT -GNT REQ# -PME -REQ -PME, REQ# -PME _ 0 +V(I/O) PME _0 0 0,, 0 +V(I/O) PME 0 _ 0 +.V,, +.V _,, _ 0 _-E,, 0 +.V _-E _0,, +.V /E# ISEL _ /E# ISEL +. 0 _,, +. _0,, 0 _ 0 0 _ 0 0 _,, +.V _,, _ +.V -E _-E /E# +.V -FRME -FRME -IRY -FRME,, /E# +.V 0 FRME# -IRY 0 FRME# IRY# -TRY -TRY -EVSEL -TRY,, IRY# +.V TRY# -EVSEL +.V TRY# EVSEL# -STOP -STOP -PLOK -STOP,, EVSEL# STOP# -PLOK STOP# -PERR 0 LOK# +.V -PERR 0 LOK# +.V PERR# SONE PERR# SONE -SERR +.V SO# -SERR +.V SO# SERR# PR PR _-E _ PR,, SERR# +.V PR _-E _,, +.V PR 0 /E# _ 0 /E# +.V _,, +.V _0 _,, _0 0,, 0 _,, _,, _,, _,, _,, 00 _-E0 _-E0,, _ 00 _-E0 _ 0 /E#0 0 _ 0 /E#0 0 0 +.V 0 _,, 0 +.V 0 0 +.V 0,, 0 +.V 0 0 0 _ 0 0 0 0 0 _,, 0 0 _0,, 0 0 0 -PK +V(I/O) +V(I/O) -PREQ -PK +V(I/O) +V(I/O) -PREQ K# REQ# K# REQ# 0 +V +V 0 +V +V +V +V +V +V PI_SLOT_ PI_SLOT_ RN00 -REQ0 RN00 -PK -FRME RN00 -PREQ -REQ -IRY -INTR_ -PK -TRY -INTR_ -PREQ -EVSEL -INTR_ -INTR_.K PR.K PR -GNT0.K PR -GNT R.K R.K R.K R.K -STOP -PLOK -PERR -SERR RN00.K PR JETWY INFORMTION PI & PI SLOTS Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet of

, -INTR_, -INTR_ -REQ,, _,, _,, _,, _,, _-E,, _,, _,, _,, _,, _-E,,,, -IRY -EVSEL, -PLOK -PERR,, PILK -SERR,, _-E,, _,, _,, _0 -INTR_ -INTR_ -INTR_ -INTR_, -INTR_ -INTR_,, FS POLY FUSE mini0 R0 -O S PV_S 0K R M -PIRST 0K PILK -PIRST, L0 000p F u -REQ -GNT -GNT R N-0 -PME -PME, US _ 0 +V(I/O) PME _0 0,, 0 R N-0 US- R 0 _ US- _,, US+ US+,, R 0 US- US+ -E,, T,, 0uF.u _0 _,, R R0 R R _0,, L F _ K K K K,, US,, _-E -IRY -FRME -FRME,, -TRY -EVSEL -TRY,, -PLOK -PERR -STOP -STOP,, -SERR _-E _0 -V 0 0 0 0 0 0 0 0 PI -V TK TO +V +V INT# INT# PRSNT# RESERVE PRSNT# RESERVE LK REQ# +.V /E# +.V /E# IRY# +.V EVSEL# LOK# PERR# +.V SERR# +.V /E# 0 TRST# +V TMS TI +V INT# INT# +V RESERVE +V(I/O) RESERVE RESERVE RST# +V(I/O) GNT +.V ISEL +. 0 +.V FRME# TRY# STOP# +.V SONE SO# PR +.V +V PR PR,, _,, _,, _,, _,, MR+ MR- US- US+,,,,,, _,, _,, -PK 00 0 0 0 0 0 0 +.V +V(I/O) K# +V +V PI_SLOT_ /E#0 +.V 0 +V(I/O) REQ# +V +V 0 0 0 0 0 _-E0 0 -PREQ _-E0,, _,, _,, _,, _0,, -REQ R.K -PREQ R.K -GNT R.K -PK R.K JETWY INFORMTION PI & US/US Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet of

RES_RV IRQ -SMEMW -SMEMR -IOW -IOR -K REQ -K REQ -REFRESH SYS_LK IRQ IRQ IRQ IRQ IRQ T LE IS_OS -MEMS -IOS IRQ0 IRQ, IRQ, IRQ -K0 REQ0 -K REQ -K REQ -K REQ -MSTER SL -IOHK RES_RV S -IOHK MR S S R S MR_ UIO_MUTE UIO_PWRN 0 PHONE IRQ S S S,, SPEK MONO_PHONE -V REQ S S MONO_OUT/P_EEP RESERVE S RESERVE RESERVE -V S -0WS S S RESERVE RESERVE MR_ R S0 S -V PRIMRY_N.K +V 0 IOHRY S0 +V -V +VUL/+VS R N-0 0 -SMEMW EN IOHRY US_O 0 0 -SMEMR S EN 0 +V 0 R N-0 MR+ -IOW S S US+ R N-0 MR- +V US- S -IOR S -K S S REQ S S R S -K S REQ S S RESERVE S/P-IF_IN MR_ 0 -REFRESH S S RESERVE 0 SYS_LK S S +.V +.VUL/+.VS 0 SOUT SYN IRQ S0 S, -RST IRQ S S0, SOUT 0 0 SYN, -RST _ST_OUT _SYN SIN_ IRQ S S _RESET R SIN_ S 0 _ST_IN _ST_IN 0 IRQ S SIN_ IRQ S S R SIN_, S S _ST_IN _ST_IN0 S ITLK_ ITLK_, T S _MSTRLK _ITLK LE S S R S S MR_ONN 0 IS_OS S S 0 R 0 0 S0 S S0 MR_.K R N-0 -MEMS -IOS IRQ0 IRQ IRQ IRQ IRQ -K0 REQ0 -K REQ -K REQ -K REQ -MSTER 0 0 0 SL 0 0 -SHE S S S S0 S S S -MEMR -MEMW S S S0 S S S S S -SHE S S S S0 -MEMR -MEMW S S S0 S S S S S MR_ MR_ L F L F L F V_S PV_S MR_.K PR.K PR RN RN00 IRQ REQ0 RN IRQ REQ S S IRQ REQ S S IRQ REQ S S S -IOHK RN Removed X S connectors RN.K PR.K PR.K PR IRQ0 RN IRQ REQ R.K S U IRQ S0 S0 S0 IRQ REQ R.K S S 0 0 S S S 0 S IRQ R0.K REQ R00.K S S.K PR S S IRQ R.K RN0 RN S S S S 0 S IRQ R.K IRQ p -REFRESH S S S S -MSTER S IRQ 0 p S S S S0.K PR R 0 IRQ.K PR.K PR S 0 RN p -IOR RN RN S R N-0 S -IOW IRQ p S S S -SMEMR S S S -SMEMW IRQ p S S S -MEMR S S S OE -MEMW -0WS R K IRQ p S 0 WE -ROMS -ROMS.K PR.K PR E IRQ0 p RN RN SSTSF00 S S0 RN00 IRQ p S -IOS S S -MEMS IRQ p S0 S S S IRQ 0 p.k PR.K PR RN RN K PR IRQ p -MEMR S -MEMW S JETWY INFORMTION T p S S S S0 IS SLOT & SYSTEM ROM & MR SLOT.K PR.K PR Size ocument Number Rev IOHRY R S0 R 0TF.0.K.K ate: Thursday, March, 00 Sheet of

-RI -RI Q R K MMT0 E N N R K T 0u V_S R 0K WOL V_S N N -XRI -XRI RING IN LN WKE UP -XRI -XRI PRIMRY -IERST -IERST R P[0:] PREQ -PIOW -PIOR PIORY -PK, IRQ P P0 -PS R 0K P P P P P P P P0 PREQ -PIOW -PIOR PIORY -PK IRQ P P0 -PS IE 0 0 0 0 P P[:] P P0 P P P P P Note : Pin 0 O NOT be installed R 0 P_- P -PS P -PS WOM N MOEM WKE UP -H_LE -H_LE R K R K N N H_LE H_LE SEONRY PIORY SIORY PREQ R K R K R.K -IERST -IERST R R 0K IE S[0:] S S S[:] S S S S0 S 0 S S S S S S S S0 S 0 SREQ Note : Pin 0 O NOT be installed SREQ -SIOW -SIOW -SIOR -SIOR SIORY SIORY R 0 -SK 0 -SK IRQ, IRQ S S S0 S S_- S0 -SS -SS -H_LE 0 -SS S -SS SREQ R0.K JETWY INFORMTION IE & IE Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet of

PS US -O0 -O0 000p R0 0K R 0K L F FS POLY FUSE mini0 M u FS L F _PS US- US+ US0- US0+ US0- US0+ US 0 US- US+ NOTE:Z is powered by V_S LPT 0 0 LPT RN.K PR K_T K_T K_LK MS_T MS_LK LPT P_SLT P_PE P_USY P_-K P_PR P_PR P_PR P_PR K_LK MS_T MS_LK P_PR P_-SLIN P_PR P_-INIT P_PR P_-ERR P_PR0 P_-F P_-ST 0 0 p 0p 0p 0p 0p 0p 0p 0p 0p 0p 0p 0p 0p 0p 0p 0p 0p 0p p L L p p F F L L POLY FUSE mini0 F F MS_T MS_K.u PS_STKE_ONN SPKR L F PS 0 RESET T_LE IE_LE SLP_N PNEL Modification follow reqirement of customer 0 0 PW_LE T_SW SMI PW_N p P OM P +V P U P P 0 P V+ SR SR ROUT RIN P P RX RX ROUT RIN RTS TX RTS ROUT RIN TX IN OUT TS TS IN OUT TR ROUT RIN TR RI IN OUT RI ROUT RIN 0 V- -XRI -V -XRI S RST_SW H_LE -SLPTN OM R K RST_SW H_LE -SLPTN HEER_X R K 0.0uF R T 0u OM SR RX RTS TX TS TR RI E Q0.u MMT0 SR RX RTS TX TS TR RI R 0 uf L0 F R.K U 0 ROUT ROUT ROUT IN IN ROUT IN ROUT PNEL 0 0 S FRONT PNEL R 0 SPEK,, +V R K R 0 -EXTSMI V+ p RIN RIN RIN OUT OUT RIN OUT RIN 0 V- -XRI -V R K PW_T -XRI 0 0.0uF -EXTSMI PW_N, 0 LPT- P_PR P_-K P_USY P_PE P_PR P_PR P_PR P_PR P_SLT P_PR P_-K P_USY P_PE P_PR P_PR P_PR P_PR P_SLT RN.K PR RN.K PR R.K P_-SLIN P_PR P_-INIT P_PR P_-ERR P_PR0 P_-F P_-ST P_-SLIN P_PR P_-INIT P_PR P_-ERR P_PR0 P_-F P_-ST RN.K PR RN.K PR JETWY INFORMTION FRONT PNEL & K PNEL Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet of

N-TS N-TS N-TS TS TS RE GREEN LUE VG ONNETOR _V USE TK F ( OHMS T 00MHz) VG R.K R.K RE L F GREEN L F MI L F S LUE L F R R0 R R R 0 0p 0p 0p 0p 0p 0p MI L F SL L F VG_PORT 00p (FEMLE) 0p 0p 0p 0p 00p _V _V 0 S SL R0 N-0K N-0.U N-TS N-TS VSYN U N-T0 HSYN U N-T0 R0 0 0 R0 0 N-0p N-0p PUFN PUFN R.K FN +V FN_ONN PUFN PUFN R.K FN +V FN_ONN JETWY INFORMTION FN ONTROL & VG ONNETOR Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet of

_IN LINE_IN MI_IN SPEK_IN GME PORT -:USE ONOR OE -:USE MR SLOT With wider trace to ground LINE_OUT JETWY INFORMTION L0 =IN =OUT = FOR L0 0TF.0 UIO OE & UIO PORTS Thursday, March, 00 Size ocument Number Rev ate: Sheet of L SYN SIN LIR LINE_R SOUT -RST LINEOUTL ITLK LIL LINE_L LINEOUTR L R SPEK P_EEP LINE_L LINE_R P_EEP MIIN PHONE MIIN SIN JX JX ITLK JY JY R SOUTL LINEOUTR SOUTR LINEOUTR LINEOUTL LIR LIL MIIN SOUTL SOUTR MIR MIR JY_ JY_ J J _JOY MSO J MSI J JX_ JX_ LINEOUTL HPOUTL HPOUTR HPOUTL HPOUTR J MSO MSI J J J JX JY JX JY SPEK,, SYN, SOUT, -RST, PHONE ITLK_, SIN_, V V +V V V +V _U _U _U _MII _U _U _U _U _U _U _LOUT _LOUT V _LOUT _U _U _U _U _U _U _U V V _U _U M u R N-.K R0 N-0 _IN _IN_.0mm N MIIN 0 0 00p L0 F R K RN.K PR R K.u L F R N-.K.u R K L F T 0u R K R K R0 0 R K R K.u T0 0u L F 0p R K R N-00K R.K R N-0 L F 0.0u u R 0 00p.u UIO HEER_X 0 N LINEIN Q l0_ip I G O R N-0K R R N-0 u R R N-0 Q GN-N00 S T 0u T u Q GN-N00 S 0.u R0 0 J L N-F R0 0 R N-0K.u T N-0u u N GME_PORT 0 T 0u U L00P 0 0 0 0 V XTL_IN XTL_OUT VSS ST_OUT IT_LK VSS ST_IN V SYN RESET P_EEP PHONE_IN UX_L UX_R VIEO_L VIEO_R _L R MI MI LINE_IN_L LINE_IN_R V VSS VREF VREFOUT FILT FILT N N N N LINE_OUT_L LINE_OUT_R MONO_OUT V LNLVL_OUTL LNLVL_OUTR N VSS N N I0 I EP N.u R.K R K u 0p 000p R0 K R.K L F R K _IN _IN_. L F R0 N-0 N LINEOUT 0 0 N-.U R0 N-M T 0u R K U N-TI/TP IN SN YPSS IN OUT V OUT 0 N-U N-00p R N-.K % R N-.K % R N-.K 00 N-0.U 0 N-U N-00p u L F L F 0 N-U u p L F 0 N-U.u R 0 R N-0K % R.K p R0 N-0K % X.MHz M0 N-u T 0u T 0u R0 0 0 0p 0.u 0 u R0 0 T 0u.u R0 K N-.u T 0u R N-K T N-0u (IP) M u u 0 0p T N-0u (IP)

E +V R0 K _LK.V OR.V/ + 00U -TUL -TUL _ -TUL: TULTIN:LO SET.V OPPERMINE:HI SET.V.V OR.V/ R VMOS Q FN Q0 N00 PG K PIN R0 +V R00. 00U 000P 0 _PWG Q0 U R R R R + + U0 0.K K N0 N-0 K 00U U 0.U 00U Q0.0V~.V/ PG OSET FIX. R00 N0 R K S 00U + Q0 N00 0.U 0 R 00 00U R +.K R K R K N Q0 + N-U R0 00-% R 0K-% 0.U RIVE VSEN VUX RIVE VSEN RIVE VSEN 0 FULT/RT PGOO UGTE PHSE LGTE P VSEN F OMP VI VI0 VI VI VI SS SS 0 R0 0 0.0U P Q0 R 00K R L U N0 R.K R.K 0.U R N-0K VI VI0 VI VI VI PWOK _ FM0 ON:R-00,R-K FM0 ON:R-0,R-N ISL 0K/N R0 RP Q0 R.K.K 0K 0 + N0 0.u _ 00U R 0K L R U R 0 R N-.K + 00U R 0 + 00U + 00U PWOK + 00U + 00U + 00U + 0 00U 000U + R 0 R K-% V_S V_S MH N/Mounting Hole MH MH N/Mounting Hole V_S PV_S RT R N R N N R 0P 0 N R N 0P R 0 R N R N, V_S V_S PW_N -RSMRST -RSMRST PWR_OK FROM TX POWER GOO UVP ISLE KT, -SUS, -SUS V_S V_S +V V_S N-0U N-0.U U00 N/Mounting Hole N/Mounting Hole 0 _U _U V_S QP.u MH N/Mounting Hole.u MH T 0u T 0u Q NIKO_L0-. VIN VOUT MH N/Mounting Hole Q NIKO_L0-. VIN VOUT T 0u T 0u.u.u F FIMRK F FIMRK R 0K 0 u MH PMM P Q Q MH PMM U HT R.K MH PMM R0.K 0.UF N-.K R R N-0K 0 N-U N-00K R T00+ N-0U 0 N-N T0+ N-0U V_S R T0 N-000U 0 + 00 N-NIP_O Q00 N-MMT0_SOT N-U 0 PUMP 0 N-0.U VOUT VOUT P VF SLP_S SLP_S 0 PWR_OK VJF SS VSTY VMIN VJOUT VJ N-FN0_SOI N-U N-.K R R N-0K N-NZT SOT&SOT Q0 + + T0 N-0U V_IM.V/ T0 000U FOR STR FUNTION V_IM JMP HEER_X JETWY INFORMTION - ONVERTER Size ocument Number Rev ustom 0TF.0 Thursday, March,00 ate: Sheet of E

decoupling capacitors for RM signals with vias Place these capacitors near vias V_IM 0.u 0.u -V -V V_S +V 0.u V_S, -SUS -SUS -SUS, -SUS -:STR POWER OWN -:SOFT POWER OWN FOR STR FUNTION JP R K R.K E.u T 0u Q MMT0 T 0u _ 0 TX.V -V PS-ON -V V V TX_PWR_ONN.V.V V V PW-OK VS V 0 RST_SW PWRG.K R R R.K % R.K % T0 0u.u T 0u R0 00.u T 0u.u M u PW_GOO, 0.u u M 00.u M u M u.u.u M u M u.u.u N-u (OT) M u N-u (OT).u N-u (OT).u N-u (OT).u N-u (OT) 0.u N-u (OT).u 0 Under N.u Layout remove Ps.u M u 0u_SM T.u M u.u u T.u.u Layout remove vcc Ps.u T.u (IP).u M u T u M u T u M0 u M u 0u_SM T.u M u T u.u M u u T0.u T 000u u T.u M T 000u u N-u (OT) M u 0 N-u (OT).u.u 0 M u M u.u 0 T 0u T 000u T 000u Under N T 000u T u u T V_S u M M u u M M0 u M M M M M M M M M0 M M M M M0 M M M u u u u u u u u u u u u u u u u u Removed T 0uF P 0.u.u.u.u.u.u.u.u 00.u 00 T 000u T 000u T0 0u T 0u T 0u +V T 0u -V T 0u -V T 0u _ M0 u 0.u.u.u M u M u T 0u T 0u V_S.u V_S M u PV_S M u M u M u.u JETWY INFORMTION round S M u TX POWER/YPSS PITORS Size ocument Number Rev 0TF.0 ate: Thursday, March, 00 Sheet of