Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

Similar documents
Digital Electronic Meters

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

S.Y. Diploma : Sem. III [DE/ED/EI/EJ/EN/ET/EV/EX/IC/IE/IS/IU/MU] Principles of Digital Techniques

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

LOGIC CIRCUITS. Basic Experiment and Design of Electronics

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Digital Circuits ECS 371

Sample Test Paper - I

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept.

EE 521: Instrumentation and Measurements

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

SUMMER 18 EXAMINATION Subject Name: Principles of Digital Techniques Model Answer Subject Code:

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer

Digital Circuits. 1. Inputs & Outputs are quantized at two levels. 2. Binary arithmetic, only digits are 0 & 1. Position indicates power of 2.

CHW 261: Logic Design

Roger L. Tokheim. Chapter 8 Counters Glencoe/McGraw-Hill

per chip (approx) 1 SSI (Small Scale Integration) Up to 99

Exam for Physics 4051, October 31, 2008

PAST EXAM PAPER & MEMO N3 ABOUT THE QUESTION PAPERS:

Lecture 9: Digital Electronics

Digital Electronics Final Examination. Part A

Schedule. ECEN 301 Discussion #25 Final Review 1. Date Day Class No. 1 Dec Mon 25 Final Review. Title Chapters HW Due date. Lab Due date.

Digital Electronics. Part A

DE58/DC58 LOGIC DESIGN DEC 2014

Unit II Chapter 4:- Digital Logic Contents 4.1 Introduction... 4

Chapter 14 Sequential logic, Latches and Flip-Flops

Vidyalankar S.E. Sem. III [INFT] Analog and Digital Circuits Prelim Question Paper Solution

DIGITAL LOGIC CIRCUITS

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

ENGR4300 Fall 2005 Test 3A. Name. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

Gates and Flip-Flops

S.Y. Diploma : Sem. III [CO/CM/IF/CD/CW] Digital Techniques s complement 2 s complement 1 s complement

of Digital Electronics

Design of Sequential Circuits

II/IV B.Tech. DEGREE EXAMINATIONS, NOV/DEC-2017

INSTRUMENTAL ENGINEERING

Shift Register Counters

EECS150 - Digital Design Lecture 23 - FFs revisited, FIFOs, ECCs, LSFRs. Cross-coupled NOR gates

Fundamentals of Digital Design

Vidyalankar S.E. Sem. III [ETRX] Digital Circuits and Design Prelim Question Paper Solution

Vidyalankar S.E. Sem. III [EXTC] Digital Electronics Prelim Question Paper Solution ABCD ABCD ABCD ABCD ABCD ABCD ABCD ABCD = B

Digital Electronics Circuits 2017

Analog and Telecommunication Electronics

SIR C.R.REDDY COLLEGE OF ENGINEERING ELURU DIGITAL INTEGRATED CIRCUITS (DIC) LABORATORY MANUAL III / IV B.E. (ECE) : I - SEMESTER

Digital Fundamentals

Introduction to digital systems. Juan P Bello

King Fahd University of Petroleum and Minerals College of Computer Science and Engineering Computer Engineering Department

Q: Examine the relationship between X and the Next state. How would you describe this circuit? A: An inverter which is synched with a clock signal.

NATIONAL CERTIFICATE (VOCATIONAL) NQF LEVEL

Logic Theory in Designing of Digital Circuit & Microprocessor

Digital Circuits and Systems

COE 202: Digital Logic Design Sequential Circuits Part 4. Dr. Ahmad Almulhem ahmadsm AT kfupm Phone: Office:

MOSIS REPORT. Spring MOSIS Report 1. MOSIS Report 2. MOSIS Report 3

04. What is the Mod number of the counter circuit shown below? Assume initially reset.

Digital Design through Arduino

Digital Electronics. Delay Max. FF Rate Power/Gate High Low (ns) (MHz) (mw) (V) (V) Standard TTL (7400)

ELCT201: DIGITAL LOGIC DESIGN

Data Converter Fundamentals

Sequential Logic Worksheet

ELCT201: DIGITAL LOGIC DESIGN

Combinational Logic. By : Ali Mustafa

ENGG 1203 Tutorial_9 - Review. Boolean Algebra. Simplifying Logic Circuits. Combinational Logic. 1. Combinational & Sequential Logic

Digital Logic Appendix A

Layout of 7400-series Chips Commonly Used in. CDA 3101: Introduction to Computer Hardware and Organization

ENGG 1203 Tutorial _03 Laboratory 3 Build a ball counter. Lab 3. Lab 3 Gate Timing. Lab 3 Steps in designing a State Machine. Timing diagram of a DFF

ECE20B Final Exam, 200 Point Exam Closed Book, Closed Notes, Calculators Not Allowed June 12th, Name

Lecture 10, ATIK. Data converters 3

CS61C : Machine Structures

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Principles of Digital Techniques

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 7 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Philadelphia University Student Name: Student Number:

ENGG 1203 Tutorial_05. Use of Multimeter. Lab 5 : SYSTEM. Office hours : Chow Yei Ching, CB-LG205 Thu, Fri; 15:30-17:30

Digital Logic: Boolean Algebra and Gates. Textbook Chapter 3

3. Complete the following table of equivalent values. Use binary numbers with a sign bit and 7 bits for the value

EECS150 - Digital Design Lecture 18 - Counters

EECS150 - Digital Design Lecture 18 - Counters

Lecture 10: Synchronous Sequential Circuits Design

UNIVERSITY OF BOLTON SCHOOL OF ENGINEERING BENG (HONS) ELECTRICAL & ELECTRONICS ENGINEERING EXAMINATION SEMESTER /2017

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion

Chapter 7. Sequential Circuits Registers, Counters, RAM

Boolean Algebra and Digital Logic 2009, University of Colombo School of Computing

The Design Procedure. Output Equation Determination - Derive output equations from the state table

Boolean Algebra. Digital Logic Appendix A. Postulates, Identities in Boolean Algebra How can I manipulate expressions?

Chapter 5 Synchronous Sequential Logic

ELE2120 Digital Circuits and Systems. Tutorial Note 9

Synchronous Sequential Logic

ECEN 248: INTRODUCTION TO DIGITAL SYSTEMS DESIGN. Week 9 Dr. Srinivas Shakkottai Dept. of Electrical and Computer Engineering

Lecture 7: Logic design. Combinational logic circuits

CS221: Digital Design. Dr. A. Sahu. Indian Institute of Technology Guwahati

Logic BIST. Sungho Kang Yonsei University

DATASHEET CA3162. Features. Description. Ordering Information. Pinout. Functional Block Diagram. A/D Converters for 3-Digit Display

ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

Sequential vs. Combinational

Vidyalankar S.E. Sem. III [CMPN] Digital Logic Design and Analysis Prelim Question Paper Solution

A Guide. Logic Library

Introduction to Digital Logic

Digital Fundamentals

Transcription:

1 Digital Signal Binary or two stages: 0 (Low voltage 0-3 V) 1 (High voltage 4-5 V) Binary digit is called bit. Group of bits is called word. 8-bit group is called byte. For N-bit base-2 number = 2 N levels 2 N-1 2 3 2 2 2 1 2 0 Most Significant Bit (MSB) 01 000111 Least N bits Significant Bit (LSB) 2 1

2 Steps Analog-to-Digital Process Sampling and Holding (S/H) Quantizing and Encoding (Q/E) 3 Shannon-Nyquist Sampling Theorem Discrete time enough to avoid aliasing f sampling 2 f max Voltage (V) Quantization 3 (11) 2 (10) 1 (01) 0 (00) Clock Reconstruction Sampling Time (s) 1/f sampling 4 2

Sampling and Hold Holding signal benefits the accuracy of the A/D conversion. Minimum sampling rate should be at least twice the highest data frequency of the analog signal 5 Resolution Quantization error rounding Input Voltage Binary Word (V) (4 bits) 0.0 0 0 0 0 k 0.1 0 0 0 1 k 0.2 0 0 1 0 Digital Signal Step size for N-bit code, k = V reference / 2 N 6 3

Resolution (Cont d) Ex Signal from 800-1500 mv may be converted to 8-bit binary codes starting from 01010000 2 (80 10 )to10010110 2 (150 10 ). In this case, the step size is equal to 10 mv. V in k digital output Quantization error = step size 100 % full scale 7 Resolution (Cont d) e.g. quantization error = 1/(2 N 1) 100% = 1/7 100% = 14.3 % An analog input 1.5-2.5 V will be represented by digital code 010. 8 4

Accuracy of A/D There are two ways to best improve the accuracy of A/D conversion: Increasing the sampling rate which increases the maximum frequency that can be measured. Increasing the resolution which improves the accuracy in measuring the amplitude of the analog signal. 9 Accuracy of A/D (Cont d) Low accuracy Improved 10 5

Digital Electronic Basics Logic gate, e.g. AND, OR, NAND, NOR, NOT, XOR Adder and Subtractor Flip-Flop, e.g. RS-FF, JK-FF Shift Register Counter Digital display, e.g. LED, 7-Segment, LCD 11 e.g. AND Gate A B C = A B 0 0 0 A 0 1 0 B 1 0 0 1 1 1 V CC = 5 V C + V A + V B A B C + V C 12 6

e.g. J-K Flip Flop It is like a memory. J K CLK Q 0 0 1 Q Unchanged 0 1 1 0 Reset 1 0 1 1 Set 1 1 1 Q Toggle J CLK K Q Q 13 e.g. D Flip-Flop CLK D Q Q 1 1 0 0 0 1 D J Ps Q CLK Q K Clr 14 7

e.g. Toggle Flip-Flop CLK Q Q Q Q 1 0 CLK Q Q 15 Input Pulses Q D Q C Q B Q A 0 0 0 0 0 1 0 0 0 1 2 0 0 1 0 3 0 0 1 1 4 0 1 0 0 5 0 1 0 1 6 0 1 1 0 7 0 1 1 1 8 1 0 0 0 9 1 0 0 1 10 1 0 1 0 11 1 0 1 1 12 1 1 0 0 13 1 1 0 1 14 1 1 1 0 15 1 1 1 1 e.g. 16-Counter D C B A Q D Q C Q B Q A CLK CLK CLK CLK Toggling Input 16 8

e.g. Parallel-In Parallel-Out Shift Register D in C in B in A in Control Clock D D D C D B D A CLK CLK CLK CLK Q D Q C Q B Q A D out C out B out A out 17 Comparator V+ > V V o = V(1) Logic high V+ < V V o = V(0) Logic low 18 9

e.g. Common-Anode 7-Segment +V a b c d e f g f a g b e d c 19 e.g. BCD to 7-Segment 0 Binary Code Decimal 0 (D C B A) 0 0 0 to 0 0 7-Segment 0 0 (abcdefg) (a,b,c,d,e,f,g) 1 Common A 20 10

Liquid Crystal Display There is a set of two Glass Plates 90 -polarlized transparent panels with a liquid crystal solution between them. Crystal Molecule When electricity is applied to one of the segments, the crystals line up in such a way as to make the light twists through the panels and is visible on the other side. Vertical Filter 21 Liquid Crystal Display (Cont d) Light is shined from behind the panels. Color filters are used in color LCD, where each color sub-pixel is controlled individually 22 11

Direct Address Display When the display include limited variable components, e.g. watches or calculators Simple electronics is used to control the components Simple types of LCDs such as in pocket calculators are built without an internal light source, requiring external light sources to convey the display image to the user. 23 e.g. R/2R Network V i at each input D C B A Analog Output (V o ) 0 0 0 0 0 0 0 0 1 V i / 16 0 0 1 0 2 ( V i / 16 ) 0 0 1 1 3 ( V i / 16 ) 0 1 0 0 4 ( V i / 16 ) 0 1 0 1 5 ( V i / 16 ) 0 1 1 0 6 ( V i / 16 ) 0 1 1 1 7 ( V i / 16 ) 1 0 0 0 8 ( V i / 16 ) 1 0 0 1 9 ( V i / 16 ) 1 0 1 0 10 ( V i / 16 ) 1 0 1 1 11 ( V i / 16 ) 1 1 0 0 12 ( V i / 16 ) 1 1 0 1 13 ( V i / 16 ) 1 1 1 0 14 ( V i / 16 ) 1 1 1 1 15 ( V i / 16 ) V o Digital-to-analog converter D C B A 2R 2R 2R 2R R R R 2R 24 V i 12

R/2R Network (Cont d) 0000 V o = 0 25 R/2R Network (Cont d) 0001 V o =V i /16 using Thévenin s theorem 26 13

R/2R Network (Cont d) 0010 V o = 2 ( V i / 16 ) 27 R/2R Network (Cont d) 0011 V o = 3 ( V i / 16 ) D=0 C=0 B=V i 2R 2R 2R R R 2R V i / 2 Superposition V i /2 + V i /4 28 14

R/2R Network (Cont d) The speed of the converter is limited by the output amplifier slew rate (the maximum rate of change of the output t voltage). R f tal input Digit A B C D R/2R Ladder V o Analog output + R f /R V o Inverting Amplifier 29 Digital Multimeter (DMM) Digital multimeter is an electronic volt-ohmmilliammeter with digital display. 30 15

Digital Voltmeter Digital voltmeter (DVM) is essentially an analog to digital it converter (A/D) with a digital display. 31 Digital Voltmeter (Cont d) Analogue voltage is sampled at some instant of time (sampled and hold) and converted to digital signals (series of pulses). Number of pulses related to the voltage is counted and displayed as digits. Analogue Input Analogueto-Digital Converter Digital Signal Counter Display 32 16

Advantages over Analog Meters The numerical readout reduces the human reading error, many readers read the same value, and makes no parallax error Faster reading The accuracy is much higher e.g. the best tolerance of analog meters is about 0.5%, while it is about 0.005% for digital meters Higher precision (repeatability) and also contain automatic ranging No moving part, life will be long Digital signal processing is possible e.g. hold, max, min, polarity or peak 33 Disadvantages Battery needed for electronic circuits Cannot show trend and continuous changing number not easy to be interpreted (bar graph may be optional added) Cannot measure very high frequency signals (not more than Nyquist rate of sampling) In spite of above mentioned disadvantages, the digital meters are gaining popularity and are most widely used. 34 17

Relating ADC Value to Voltage Not every pin on a microcontroller has the ability to do analog to digital conversions. On the Arduino board, these pins have an A in front of their label (A0 through A5) to indicate these pins can read analog voltages. 35 Relating ADC Value to Voltage (Cont d) The ADC on the Arduino is a 10-bit ADC meaning it has the ability to detect 2 10 or 1,024 discrete analog levels (0-1,023). 36 18

Ratiometric Value Analog to digital conversions are dependant on the system voltage. For example, the 10-bit ADC of the Arduino on a 5V system, if the analog voltage is 2.12V what will the ADC report as a value? The ADC should report 434. 37 Analogue-to-Digital Converter 1. Ramp converter 2. Successive approximation 3. Flash converter 4. Voltage-to-frequency converter 5. Dual-slope DVM 6. Delta-sigma converter 38 19

The most simple A/D Ramp voltage climbs from 0 V to the input voltage. Counting the clock pulses during no load (Active-low). V in Ramp Comparator output Ramp Converter Clock pluses 39 Ramp Converter (Cont d) Slow conversion and conversion time depends on the magnitude of input signal. T conversion, max = (2 N 1) clock period 40 20

Successive Approximation Ramp converter Vs. Successive approximation 41 Successive Approximation (Cont d) Input voltage is compared to the voltage increased until it reaches the input voltage. Trying all values starting with MSB to LSB. 42 21

Successive Approximation (Cont d) D (MSB) C B A (LSB) V ref 0 0 0 0 0 0 0 0 1 1 0 0 1 0 2 0 0 1 1 3 0 1 0 0 4 0 1 0 1 5 0 1 1 0 6 0 1 1 1 7 1 0 0 0 8 1 0 0 1 9 1 0 1 0 10 1 0 1 1 11 1 1 0 0 12 1 1 0 1 13 1 1 1 0 14 1 1 1 1 15 e.g. V in = 9 V V ref1 = 8 V (1000) if V in >V ref1 D= 1 V ref2 = 12 V (1100) if V in < V ref2 C = 0 V ref3 = 10 V (1010) if V in < V ref3 B = 0 V ref4 = 9 V(1001) if V in = V ref4 A = 1 V in = 1001 43 Successive Approximation (Cont d) Ex To determine a number between 0-511 (9-bit binary), given the number to be determined ed is 301. 44 22

Successive Approximation (Cont d) The most common A/D for general applications Conversion time is fixed (not depend on the signal magnitude) and relatively fast. T conversion = N clock period 45 Successive Approximation (Cont d) When you require higher resolution and do not require high sampling rate 46 23

Flash Converter Simultaneous comparison between the analogue input and the reference signals. N-bit conversion needs 2 N-1 comparators. Consumes power (many op-amps) Fast! up to 20 G Samples / second 47 Flash Converter (Cont d) Implementation of a priority encoder can be simple circuitry. 8-line to 3-line priority encoder, eg e.g. 00000001 001 00000011 010 00000111 011 48 24

Digital AC Voltmeter Using rectifier in a similar way to analogue meter. The average value from rectifier is scaled to RMS value. 49 Digital Ammeter Current can be measured by using digital voltmeter t to measure the potential ti difference across a standard resistor. Current-to-voltage converter 50 25

Digital Ohmmeter The DMM supplies a constant current source to the resistor and the meter measures the voltage across it, the voltage being proportional to the resistance. 51 Reading Resolution For the fixed resolution of.001 V (step size) Range 0-1 V 3 digits it (.999) 1,000 steps Range 0-10 V 4 digits ( 9.999) 10,000 steps Range 0-100 V 5 digits (99.999) 100,000 steps Number of digit = log(step) How many digit for the range 0-3 V? It is 3½ digits ( log(3000) 3.477 digits ) 52 26

Reading Resolution (Cont d) 3½ digit display 0000 1999 (e.g. full scale 2 V if enable the 1 st decimal point, 0.000000 1.999) MSB can only be 0 or 1 (usually not visible when the reading is less than 999), whereas all the other can be 0, 1, 2, 3,, 9 e.g. 1V range, resolution is 1V/1999 0.001 V (0.000, 0.001, 0.002,, 0.999) For 3¾ digit for the range 5 V, MSB can be 0 to 4 53 Range Changing Auto ranging by using frequency divider circuit to change clock frequency. e.g. 3½ digit display (fixed digit), change step size Range 1V (0.999) 1/1999 0.001 V/step (1,000 steps) Range 10V (09.99) 10/1999 00.01 V/step (1,000 steps) Range 100V (099.9) 100/1999 000.1 V/step (1,000 steps) 54 27

Accuracy ( 0.5% Reading + 1 Digit LSB ) e.g. when you read a voltage 1.8 V error = (0.5% of 1.8V + 0.001V) = 0.01V 0.56% of reading 55 Reference https://learn.sparkfun.com/tutorials/analog- to-digital-conversion it i http://en-us.fluke.com/training/traininglibrary/test-tools/digital-multimeters/digitalmultimeter-fundamentals.html https://www.electrical4u.com/digital- com/digitalmultimeter/ How to Control LCD Displays - Arduino Tutorial: https://youtu.be/85lvw1qdllw 56 28