74HC4094-Q100; 74HCT4094-Q100

Similar documents
74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

The 74LV08 provides a quad 2-input AND function.

74HC153-Q100; 74HCT153-Q100

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

74HC151-Q100; 74HCT151-Q100

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC107-Q100; 74HCT107-Q100

74HC30-Q100; 74HCT30-Q100

74HC365; 74HCT365. Hex buffer/line driver; 3-state

7-stage binary ripple counter

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

Octal buffer/line driver; 3-state

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74HC597-Q100; 74HCT597-Q100

74HC280; 74HCT bit odd/even parity generator/checker

74HC126; 74HCT126. Quad buffer/line driver; 3-state

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

Bus buffer/line driver; 3-state

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

74HC132-Q100; 74HCT132-Q100

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

The 74AXP1G04 is a single inverting buffer.

The 74AVC16374 is designed to have an extremely fast propagation delay and a minimum amount of power consumption.

4-bit magnitude comparator

74ALVCH V/3.3 V 16-bit edge-triggered D-type flip-flop; 3-state

74HC109-Q100; 74HCT109-Q100

74HC373-Q100; 74HCT373-Q100

74AHC573; 74AHCT573. Octal D-type transparant latch; 3-state

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74HC574; 74HCT574. Octal D-type flip-flop; positive edge-trigger; 3-state. The 74HC574; 74HCT574 is functionally identical to:

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

The 74AUP2G34 provides two low-power, low-voltage buffers.

74HC2G08-Q100; 74HCT2G08-Q100

Single dual-supply translating 2-input OR with strobe

74HC2G125; 74HCT2G125

74LV03. 1 General description. 2 Features and benefits. 3 Ordering information. Quad 2-input NAND gate

74AVC General description. 2 Features and benefits. 1-to-4 fan-out buffer

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC General description. 2. Features. Octal D-type flip-flop; positive-edge trigger; 3-state; inverting

74HC03-Q100; 74HCT03-Q100

8-stage shift-and-store register

Low-power configurable multiple function gate

74ALVCH V/3.3 V 16-bit D-type transparent latch; 3-state

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

Dual buffer/line driver; 3-state

Low-power configurable multiple function gate

8-bit parallel-in/serial-out shift register

2-input EXCLUSIVE-OR gate

Octal bus transceiver; 3-state

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

74HC1G125; 74HCT1G125

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC573-Q100; 74HCT573-Q100

Low-power dual Schmitt trigger inverter

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74AVC4T774PW. 4-bit dual supply translating transceiver; 3-state

74HC General description. 2 Features and benefits. 3 Ordering information. 8-bit magnitude comparator

The 74LV08 provides a quad 2-input AND function.

Single supply translating buffer/line driver; 3-state

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74HC164; 74HCT bit serial-in, parallel-out shift register

74HC3G04; 74HCT3G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Triple inverter

Octal D-type transparent latch; 3-state

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

Dual buffer/line driver; 3-state

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Low-power triple buffer with open-drain output

Dual supply buffer/line driver; 3-state

74HC4514; 74HCT to-16 line decoder/demultiplexer with input latches

2-input single supply translating NAND gate

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

4-bit dual-supply buffer/level translator; 3-state

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74AHC273-Q100; 74AHCT273-Q100

Dual buffer/line driver; 3-state

74HC2G02; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. 4. Marking. Dual 2-input NOR gate

74HC166-Q100; 74HCT166-Q100

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74AVC1T General description. 2 Features and benefits. 1-to-4 fan-out buffer

74HC32-Q100; 74HCT32-Q100

HEF4024B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. 7-stage binary counter

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

Transcription:

74HC4094-Q100; 74HCT4094-Q100 Rev. 2 14 November 2018 Product data sheet 1. General description 2. Features and benefits 3. Applications The is an 8-bit serial-in/serial or parallel-out shift register with a storage register and 3-state outputs. Both the shift and storage register have separate clocks. The device features a serial input () and two serial outputs (QS1 and QS2) to enable cascading. ata is shifted on the LOW-to-HIGH transitions of the CP input. ata is available at QS1 on the LOW-to-HIGH transitions of the CP input to allow cascading when clock edges are fast. The same data is available at QS2 on the next HIGH-to-LOW transition of the CP input to allow cascading when clock edges are slow. The data in the shift register is transferred to the storage register when the STR input is HIGH. ata in the storage register appears at the outputs whenever the output enable input (OE) is HIGH. A LOW on OE causes the outputs to assume a high-impedance OFF-state. Operation of the OE input does not affect the state of the registers. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V CC. This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable for use in automotive applications. Automotive product qualification in accordance with AEC-Q100 (Grade 1) Specified from -40 C to +85 C and from -40 C to +125 C Complies with JEEC standard JES7A Input levels: For 74HC4094-Q100: CMOS level For 74HCT4094-Q100: TTL level Low-power dissipation ES protection: MIL-ST-883, method 3015 exceeds 2000 V HBM JES22-A114F exceeds 2000 V MM JES22-A115-A exceeds 200 V (C = 200 pf; R = 0 Ω) Serial-to-parallel data conversion Remote control holding register

4. Ordering information Table 1. Ordering information Type number Package 74HC4094-Q100 74HCT4094-Q100 74HC4094B-Q100 74HCT4094B-Q100 Temperature range Name escription Version -40 C to +125 C SO16 plastic small outline package; 16 leads; body width 3.9 mm -40 C to +125 C SSOP16 plastic shrink small outline package; 16 leads; body width 5.3 mm 74HC4094PW-Q100-40 C to +125 C TSSOP16 plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT109-1 SOT338-1 SOT403-1 5. Functional diagram 3 1 CP STR 1 15 C2 EN3 QS1 QS2 QP0 QP1 9 10 4 5 SRG8 3 2 C1/ 1 2 3 4 5 2 QP2 QP3 QP4 QP5 QP6 6 7 14 13 12 6 7 14 13 12 11 OE QP7 11 9 10 15 001aaf111 001aaf112 Fig. 1. Logic symbol Fig. 2. IEC Logic symbol 2 3 CP 8-STAGE SHIFT REGISTER QS2 QS1 10 9 1 STR 8-BIT STORAGE REGISTER 15 OE 3-STATE OUTPUTS QP0 QP1 QP2 QP3 QP4 QP5 QP6 QP7 4 5 6 7 14 13 12 11 001aaf119 Fig. 3. Functional diagram Product data sheet Rev. 2 14 November 2018 2 / 19

STAGE 0 STAGES 1 TO 6 STAGE 7 Q Q Q QS1 CP CP CP FF 0 CP FF 7 LE Q QS2 LATCH Q Q LE LE LATCH 0 LATCH 7 STR OE QP0 QP2 QP4 QP6 QP1 QP3 QP5 QP7 001aag799 Fig. 4. Logic diagram 6. Pinning information 6.1. Pinning 74HC4094 74HCT4094 STR 1 16 V CC 74HC4094 74HCT4094 CP 2 3 15 14 OE QP4 STR 1 2 16 15 V CC OE QP0 QP1 4 5 13 12 QP5 QP6 CP QP0 QP1 3 4 5 14 13 12 QP4 QP5 QP6 QP2 QP3 6 7 11 10 QP7 QS2 QP2 QP3 GN 6 7 8 11 10 9 QP7 QS2 QS1 GN 8 9 QS1 001aan578 Fig. 5. 001aan577 Pin configuration SOT109-1 (SO16) Fig. 6. Pin configuration SOT338-1 (SSOP16) and SOT403-1 (TSSOP16) Product data sheet Rev. 2 14 November 2018 3 / 19

6.2. Pin description Table 2. Pin description Symbol Pin escription STR 1 strobe input 2 data input CP 3 clock input QP0 to QP7 4, 5, 6, 7, 14, 13, 12, 11 parallel output GN 8 ground supply voltage QS1, QS2 9, 10 serial output OE 15 output enable input V CC 16 supply voltage 7. Functional description Table 3. Function table H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = HIGH-impedance OFF-state; NC = no change; = positive-going transition; = negative-going transition; Q6S = the data in register stage 6 before the LOW to HIGH clock transition; Q7S = the data in register stage 7 before the HIGH to LOW clock transition. Inputs Parallel outputs Serial outputs CP OE STR QP0 QPn QS1 QS2 L X X Z Z Q6S NC L X X Z Z NC Q7S H L X NC NC Q6S NC H H L L QPn -1 Q6S NC H H H H QPn -1 Q6S NC H H H NC NC NC Q7S CLOCK INPUT ATA INPUT STROBE INPUT OUTPUT ENABLE INPUT INTERNAL Q0S (FF 0) OUTPUT QP0 INTERNAL Q6S (FF 6) OUTPUT QP6 Z-state Z-state SERIAL OUTPUT QS1 Fig. 7. SERIAL OUTPUT QS2 001aaf117 At the positive clock edge, the information in the 7th register stage is transferred to the 8th register stage and the QSn outputs. Timing diagram Product data sheet Rev. 2 14 November 2018 4 / 19

8. Limiting values Table 4. Limiting values In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GN (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage -0.5 +7 V I IK input clamping current V I < -0.5 V or V I > V CC + 0.5 V - ±20 ma I OK output clamping current V O < -0.5 V or V O > V CC + 0.5 V - ±20 ma I O output current V O = -0.5 V to (V CC + 0.5 V) - ±25 ma I CC supply current - +50 ma I GN ground current - -50 ma T stg storage temperature -65 +150 C P tot total power dissipation SO16, SSOP16 and TSSOP16 packages [1] - 500 mw [1] For SO16: P tot derates linearly with 8 mw/k above 70 C. For SSOP16 and TSSOP16 packages: P tot derates linearly with 5.5 mw/k above 60 C. 9. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GN (ground = 0 V) Symbol Parameter Conditions 74HC4094-Q100 74HCT4094-Q100 Min Typ Max Min Typ Max V CC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V V I input voltage 0 - V CC 0 - V CC V V O output voltage 0 - V CC 0 - V CC V T amb ambient temperature -40 +25 +125-40 +25 +125 C Δt/ΔV input transition rise and fall rate Unit V CC = 2.0 V - - 625 - - - ns/v V CC = 4.5 V - 1.67 139-1.67 139 ns/v V CC = 6.0 V - - 83 - - - ns/v Product data sheet Rev. 2 14 November 2018 5 / 19

10. Static characteristics Table 6. Static characteristics At recommended operating conditions; voltages are referenced to GN (ground = 0 V). Symbol Parameter 74HC4094-Q100 V IH V IL V OH V OL I I I OZ HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage input leakage current OFF-state output current Conditions 25 C -40 C to +85 C -40 C to +125 C Min Typ Max Min Max Min Max V CC = 2.0 V 1.5 1.2-1.5-1.5 - V V CC = 4.5 V 3.15 2.4-3.15-3.15 - V V CC = 6.0 V 4.2 3.2-4.2-4.2 - V V CC = 2.0 V - 0.8 0.5-0.5-0.5 V V CC = 4.5 V - 2.1 1.35-1.35-1.35 V V CC = 6.0 V - 2.8 1.8-1.8-1.8 V V I = V IH or V IL I O = -20 μa; V CC = 2.0 V 1.9 2.0-1.9-1.9 - V I O = -20 μa; V CC = 4.5 V 4.4 4.5-4.4-4.4 - V I O = -20 μa; V CC = 6.0 V 5.9 6.0-5.9-5.9 - V I O = -4.0 ma; V CC = 4.5 V 3.98 4.32-3.84-3.7 - V I O = -5.2 ma; V CC = 6.0 V 5.48 5.81-5.34-5.2 - V V I = V IH or V IL I O = 20 μa; V CC = 2.0 V - 0 0.1-0.1-0.1 V I O = 20 μa; V CC = 4.5 V - 0 0.1-0.1-0.1 V I O = 20 μa; V CC = 6.0 V - 0 0.1-0.1-0.1 V I O = 4.0 ma; V CC = 4.5 V - 0.15 0.26-0.33-0.4 V I O = 5.2 ma; V CC = 6.0 V - 0.16 0.26-0.33-0.4 V V I = V CC or GN; V CC = 6.0 V - - ±0.1 - ±1.0 - ±1.0 μa V I = V IH or V IL ; V O = V CC or GN; V CC = 6.0 V I CC supply current V I = V CC or GN; I O = 0 A; V CC = 6.0 V C I input capacitance - - ±0.5 - ±5.0 - ±10.0 μa - - 8.0-80 - 160 μa - 3.5 - - - - - pf Unit Product data sheet Rev. 2 14 November 2018 6 / 19

Symbol Parameter 74HCT4094-Q100 V IH V IL V OH V OL I I I OZ HIGH-level input voltage LOW-level input voltage HIGH-level output voltage LOW-level output voltage input leakage current OFF-state output current Conditions 25 C -40 C to +85 C -40 C to +125 C Min Typ Max Min Max Min Max V CC = 4.5 V to 5.5 V 2.0 1.6-2.0-2.0 - V V CC = 4.5 V to 5.5 V - 1.2 0.8-0.8-0.8 V V I = V IH or V IL ; V CC = 4.5 V I O = -20 μa 4.4 4.5-4.4-4.4 - V I O = -4.0 ma 3.98 4.32-3.84-3.7 - V V I = V IH or V IL ; V CC = 4.5 V I O = 20 μa - 0 0.1-0.1-0.1 V I O = 4.0 ma - 0.15 0.26-0.33-0.4 V V I = V CC or GN; V CC = 5.5 V - - ±0.1 - ±1.0 - ±1.0 μa V I = V IH or V IL ; V O = V CC or GN; V CC = 5.5 V I CC supply current V I = V CC or GN; I O = 0 A; V CC = 5.5 V ΔI CC C I additional supply current input capacitance V I = V CC - 2.1 V; other inputs at V CC or GN; V CC = 4.5 V to 5.5 V; I O = 0 A - - ±0.5 - ±5.0 - ±10 μa - - 8.0-80 - 160 μa per input pin; STR input - 100 360-450 - 490 μa per input pin; OE input - 150 540-675 - 735 μa per input pin; CP input - 150 540-675 - 735 μa per input pin; input - 40 144-180 - 196 μa - 3.5 - - - - - pf Unit Product data sheet Rev. 2 14 November 2018 7 / 19

11. ynamic characteristics Table 7. ynamic characteristics Voltages are referenced to GN (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit see Fig. 12. Symbol Parameter 74HC4094-Q100 t pd t en t dis t t propagation delay enable time disable time transition time Conditions CP to QS1; see Fig. 8 [1] 25 C -40 C to +85 C -40 C to +125 C Min Typ Max Min Max Min Max V CC = 2.0 V - 50 150-190 - 225 ns V CC = 4.5 V - 18 30-38 - 45 ns V CC = 5 V; C L = 15 pf - 15 - - - - - ns V CC = 6.0 V - 14 26-33 - 38 ns CP to QS2; see Fig. 8 [1] V CC = 2.0 V - 44 135-170 - 205 ns V CC = 4.5 V - 16 27-34 - 41 ns V CC = 5 V; C L = 15 pf - 13 - - - - - ns V CC = 6.0 V - 13 23-29 - 35 ns CP to QPn; see Fig. 8 [1] V CC = 2.0 V - 63 195-245 - 295 ns V CC = 4.5 V - 23 39-49 - 59 ns V CC = 5 V; C L = 15 pf - 20 - - - - - ns V CC = 6.0 V - 18 33-42 - 50 ns STR to QPn; see Fig. 9 [1] V CC = 2.0 V - 58 180-225 - 270 ns V CC = 4.5 V - 21 36-45 - 54 ns V CC = 5 V; C L = 15 pf - 18 - - - - - ns V CC = 6.0 V - 17 31-38 - 46 ns OE to QPn; see Fig. 10 [1] V CC = 2.0 V - 55 175-220 - 265 ns V CC = 4.5 V - 20 35-44 - 53 ns V CC = 6.0 V - 16 30-37 - 45 ns OE to QPn; see Fig. 10 [1] V CC = 2.0 V - 41 125-155 - 190 ns V CC = 4.5 V - 15 25-31 - 38 ns V CC = 6.0 V - 12 21-26 - 32 ns QPn and QSn; see Fig. 8 [1] V CC = 2.0 V - 19 75-95 - 110 ns V CC = 4.5 V - 7 15-19 - 22 ns V CC = 6.0 V - 6 13-16 - 19 ns Unit Product data sheet Rev. 2 14 November 2018 8 / 19

Symbol Parameter t W t su t h f max C P pulse width set-up time hold time maximum frequency power dissipation capacitance Conditions CP HIGH or LOW; see Fig. 8 25 C -40 C to +85 C -40 C to +125 C Min Typ Max Min Max Min Max V CC = 2.0 V 80 14-100 - 120 - ns V CC = 4.5 V 16 5-20 - 24 - ns V CC = 6.0 V 14 4-17 - 20 - ns STR HIGH; see Fig. 9 V CC = 2.0 V 80 14-100 - 120 - ns V CC = 4.5 V 16 5-20 - 24 - ns V CC = 6.0 V 14 4-17 - 20 - ns to CP; see Fig. 11 V CC = 2.0 V 50 14-65 - 75 - ns V CC = 4.5 V 10 5-13 - 15 - ns V CC = 6.0 V 9 4-11 - 13 - ns CP to STR; see Fig. 9 V CC = 2.0 V 100 28-125 - 150 - ns V CC = 4.5 V 20 10-25 - 30 - ns V CC = 6.0 V 17 8-21 - 26 - ns to CP; see Fig. 11 V CC = 2.0 V 3-6 - 3-3 - ns V CC = 4.5 V 3-2 - 3-3 - ns V CC = 6.0 V 3-2 - 3-3 - ns CP to STR; see Fig. 9 V CC = 2.0 V 0-14 - 0-0 - ns V CC = 4.5 V 0-5 - 0-0 - ns V CC = 6.0 V 0-4 - 0-0 - ns CP; see Fig. 8 V CC = 2.0 V 6.0 28-4.8-4.0 - MHz V CC = 4.5 V 30 87-24 - 20 - MHz V CC = 5 V; C L = 15 pf - 95 - - - - - MHz V CC = 6.0 V 35 103-28 - 24 - MHz C L = 50 pf; f = 1 MHz; [2] - 83 - - - - - pf V I = GN to V CC Unit Product data sheet Rev. 2 14 November 2018 9 / 19

Symbol Parameter 74HCT4094-Q100 t pd t en t dis t t t W t su t h f max C P propagation delay enable time disable time transition time pulse width set-up time hold time maximum frequency power dissipation capacitance Conditions CP to QS1; see Fig. 8 [1] 25 C -40 C to +85 C -40 C to +125 C Min Typ Max Min Max Min Max V CC = 4.5 V - 23 39-49 - 59 ns V CC = 5 V; C L = 15 pf - 19 - - - - - ns CP to QS2; see Fig. 8 [1] V CC = 4.5 V - 21 36-45 - 54 ns V CC = 5 V; C L = 15 pf - 18 - - - - - ns CP to QPn; see Fig. 8 [1] V CC = 4.5 V - 25 43-54 - 65 ns V CC = 5 V; C L = 15 pf - 21 - - - - - ns STR to QPn; see Fig. 9 [1] V CC = 4.5 V - 22 39-49 - 59 ns V CC = 5 V; C L = 15 pf - 19 - - - - - ns OE to QPn; see Fig. 10 [1] V CC = 4.5 V - 20 35-44 - 53 ns OE to QPn; see Fig. 10 [1] V CC = 4.5 V - 21 35-44 - 53 ns QPn and QSn; see Fig. 8 [1] V CC = 4.5 V - 7 15-19 - 22 ns CP HIGH or LOW; see Fig. 8 V CC = 4.5 V 16 7-20 - 24 - ns STR HIGH; see Fig. 9 V CC = 4.5 V 16 5-20 - 24 - ns n to CP; see Fig. 11 V CC = 4.5 V 10 4-13 - 15 - ns CP to STR; see Fig. 9 V CC = 4.5 V 20 9-25 - 30 - ns n to CP; see Fig. 11 V CC = 4.5 V 4 0-4 - 4 - ns CP to STR; see Fig. 9 V CC = 4.5 V 0-4 - 0-0 - ns CP; see Fig. 8 V CC = 4.5 V 30 80-24 - 20 - MHz V CC = 5 V; C L = 15 pf - 86 - - - - - MHz C L = 50 pf; f = 1 MHz; V I = GN to V CC - 1.5 V [2] - 92 - - - - - pf Unit [1] t pd is the same as t PLH and t PHL ; t en is the same as t PZH and t PZL ; t dis is the same as t PLZ and t PHZ ; t t is the same as t THL and t TLH. [2] C P is used to determine the dynamic power dissipation (P in μw). P = C P x V CC 2 x fi x N + (C L x V CC 2 x fo ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L x V CC 2 x fo ) = sum of outputs. Product data sheet Rev. 2 14 November 2018 10 / 19

11.1. Waveforms and test circuits V I 1/f max CP input GN t W t PLH t PHL QPn, QS1 output V OH V OL 90 % 10 % QS2 output V OH t TLH t PLH t THL t PHL Fig. 8. V OL Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. aaa-003132 Propagation delay input (CP) to output (QPn, QS1, QS2), output transition time, clock input (CP) pulse width and the maximum frequency (CP) V I CP input GN t su t h V I STR input GN t W t PLH t PHL V OH QPn output Fig. 9. V OL Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. 001aaf114 Propagation delay strobe input (STR) to output (QPn), strobe input (STR) pulse width and the clock set-up and hold times for strobe input Product data sheet Rev. 2 14 November 2018 11 / 19

V I OE input GN t PLZ t PZL V CC output LOW-to-OFF OFF-to-LOW V OL V X t PHZ t PZH V OH output HIGH-to-OFF OFF-to-HIGH GN outputs enabled V Y outputs disabled Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Fig. 10. Enable and disable times outputs enabled 001aaf116 V I CP input GN t su t su V I t h th input GN V OH QPn, QS1, QS2 output V OL Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. 001aaf115 Fig. 11. The data input () to clock input (CP) set-up times and clock input (CP) to data input () hold times Table 8. Measurement points Type Input Output V X V Y 74HC4094-Q100 0.5V CC 0.5V CC 0.1V OH 0.9V OH 74HCT4094-Q100 1.3 V 1.3 V 0.1V OH 0.9V OH Product data sheet Rev. 2 14 November 2018 12 / 19

t W V I negative pulse 0 V 90 % 10 % t f t r t r t f V I positive pulse 0 V 10 % 90 % t W V CC V CC G VI UT VO RL S1 open RT CL 001aad983 Test data is given in Table 9. efinitions test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. R L = Load resistance. S1 = Test selection switch. Fig. 12. Test circuit for measuring switching times Table 9. Test data Type Input Load S1 position V I t r, t f C L R L t PHL, t PLH t PZH, t PHZ t PZL, t PLZ 74HC4094-Q100 V CC 6 ns 15 pf, 50 pf 1 kω open GN V CC 74HCT4094-Q100 3 V 6 ns 15 pf, 50 pf 1 kω open GN V CC Product data sheet Rev. 2 14 November 2018 13 / 19

12. Package outline SO16: plastic small outline package; 16 leads; body width 3.9 mm SOT109-1 E A X c y H E v M A Z 16 9 Q pin 1 index A 2 A 1 (A ) 3 θ A L p 1 8 L e b p w M detail X 0 2.5 5 mm scale IMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches Note A max. 1.75 0.069 A 1 A 2 A 3 b p c (1) E (1) e H (1) E L L p Q v w y Z 0.25 0.10 0.010 0.004 1.45 1.25 0.057 0.049 0.25 0.01 0.49 0.36 0.019 0.014 0.25 0.19 0.0100 0.0075 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 10.0 9.8 0.39 0.38 4.0 3.8 0.16 0.15 1.27 0.05 6.2 5.8 0.244 0.228 1.05 0.041 1.0 0.4 0.039 0.016 0.7 0.6 0.028 0.020 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.7 0.3 o 8 o 0.028 0 0.012 OUTLINE VERSION SOT109-1 REFERENCES IEC JEEC JEITA 076E07 MS-012 EUROPEAN PROJECTION ISSUE ATE 99-12-27 03-02-19 Fig. 13. Package outline SOT109-1 (SO16) Product data sheet Rev. 2 14 November 2018 14 / 19

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm SOT338-1 E A X c y H E v M A Z 16 9 Q A 2 A 1 (A ) 3 A pin 1 index 1 8 L detail X L p θ e b p w M 0 2.5 5 mm scale IMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c (1) E (1) e H E L L p Q v w y Z (1) max. mm 2 0.21 0.05 1.80 1.65 0.25 0.38 0.25 0.20 0.09 6.4 6.0 5.4 5.2 7.9 0.65 1.25 7.6 1.03 0.63 0.9 0.7 0.2 0.13 0.1 1.00 0.55 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT338-1 REFERENCES IEC JEEC JEITA MO-150 EUROPEAN PROJECTION ISSUE ATE 99-12-27 03-02-19 Fig. 14. Package outline SOT338-1 (SSOP16) Product data sheet Rev. 2 14 November 2018 15 / 19

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm SOT403-1 E A X c y H E v M A Z 16 9 pin 1 index A 2 A 1 Q (A ) 3 A θ 1 8 e b p w M L detail X L p 0 2.5 5 mm scale IMENSIONS (mm are the original dimensions) A UNIT A 1 A 2 A 3 b p c (1) E (2) e H (1) E L L p Q v w y Z max. mm 1.1 0.15 0.05 0.95 0.80 0.25 0.30 0.19 0.2 0.1 5.1 4.9 4.5 4.3 0.65 6.6 6.2 1 0.75 0.50 0.4 0.3 0.2 0.13 0.1 0.40 0.06 θ o 8 o 0 Notes 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION SOT403-1 REFERENCES IEC JEEC JEITA MO-153 EUROPEAN PROJECTION ISSUE ATE 99-12-27 03-02-18 Fig. 15. Package outline SOT403-1 (TSSOP16) Product data sheet Rev. 2 14 November 2018 16 / 19

13. Abbreviations Table 10. Abbreviations Acronym escription CMOS UT ES HBM MM TTL Complementary Metal Oxide Semiconductor evice Under Test ElectroStatic ischarge Human Body Model Machine Model Transistor-Transistor Logic 14. Revision history Table 11. Revision history ocument I Release date ata sheet status Change notice Supersedes 74HC_HCT4094_Q100 v.2 20181114 Product data sheet - 74HC_HCT4094_Q100 v.1 Modifications: The format of this data sheet has been redesigned to comply with the identity guidelines of Nexperia. Legal texts have been adapted to the new company name where appropriate. Fig. 4 and Fig. 7 corrected. 74HC_HCT4094_Q100 v.1 20130130 Product data sheet - - Product data sheet Rev. 2 14 November 2018 17 / 19

15. Legal information ata sheet status ocument status [1][2] Objective [short] data sheet Preliminary [short] data sheet Product [short] data sheet Product status [3] evelopment Qualification Production efinition This document contains data from the objective specification for product development. This document contains data from the preliminary specification. This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term 'short data sheet' is explained in section "efinitions". [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the internet at https://www.nexperia.com. efinitions raft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between Nexperia and its customer, unless Nexperia and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the Nexperia product is deemed to offer functions and qualities beyond those described in the Product data sheet. isclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Nexperia takes no responsibility for the content in this document if provided by an information source outside of Nexperia. In no event shall Nexperia be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Nexperia s aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of Nexperia. Right to make changes Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use in automotive applications This Nexperia product has been qualified for use in automotive applications. Unless otherwise agreed in writing, the product is not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia and its suppliers accept no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk. Quick reference data The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding. Applications Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using Nexperia products, and Nexperia accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the Nexperia product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. Nexperia does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using Nexperia products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). Nexperia does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nexperia.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Nexperia hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of Nexperia products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Translations A non-english (translated) version of a document is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions. Trademarks Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners. Product data sheet Rev. 2 14 November 2018 18 / 19

Contents 1. General description...1 2. Features and benefits... 1 3. Applications... 1 4. Ordering information...2 5. Functional diagram...2 6. Pinning information...3 6.1. Pinning...3 6.2. Pin description...4 7. Functional description... 4 8. Limiting values... 5 9. Recommended operating conditions...5 10. Static characteristics...6 11. ynamic characteristics...8 11.1. Waveforms and test circuits...11 12. Package outline... 14 13. Abbreviations...17 14. Revision history...17 15. Legal information...18 Nexperia B.V. 2018. All rights reserved For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com ate of release: 14 November 2018 Product data sheet Rev. 2 14 November 2018 19 / 19