Designing Information Devices and Systems I Babak Ayazifar, Vladimir Stojanovic. This homework is due October 25, 2016, at 1PM.

Similar documents
Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 10. This homework is due November 9, 2015, at Noon.

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 5

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Homework 2

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Designing Information Devices and Systems I Spring 2019 Homework 11

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 4

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 2

Designing Information Devices and Systems I Fall 2017 Midterm 2. Exam Location: 150 Wheeler, Last Name: Nguyen - ZZZ

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Midterm 2. Exam location: 145 Dwinelle, last SID# 2

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Midterm 2. Exam location: 145 Dwinelle, last SID# 2

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Homework 5. This homework is due February 29, 2016, at Noon.

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam. Exam location: RSF Fieldhouse, Back Left, last SID 6, 8, 9

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Homework 8. This homework is due October 26, 2015, at Noon.

Designing Information Devices and Systems I Spring 2017 Babak Ayazifar, Vladimir Stojanovic Homework 6

Designing Information Devices and Systems II Fall 2016 Murat Arcak and Michel Maharbiz Homework 0. This homework is due August 29th, 2016, at Noon.

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Homework 12

EECS 16A: SPRING 2015 MIDTERM 2

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Homework 12

Designing Information Devices and Systems I Fall 2017 Homework 3

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Midterm 2. Exam Location: 100 Genetics & Plant Bio

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Final Exam. Exam location: You re Done!!

Designing Information Devices and Systems I Discussion 8B

ECS 40, Fall 2008 Prof. Chang-Hasnain Test #3 Version A

Designing Information Devices and Systems I Spring 2018 Homework 10

Designing Information Devices and Systems I Spring 2019 Midterm 2. Exam Location: Cory 521 (DSP)

Midterm Exam 2. Prof. Miloš Popović

E40M. Op Amps. M. Horowitz, J. Plummer, R. Howe 1

Designing Information Devices and Systems I Fall 2018 Homework 7

20.2 Design Example: Countdown Timer

University of California at Berkeley College of Engineering Dept. of Electrical Engineering and Computer Sciences. EECS 40 Midterm II

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Homework 11

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

PHYS225 Lecture 9. Electronic Circuits

Designing Information Devices and Systems I Spring 2018 Homework 7

EECS 16A Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Final. Exam location: RSF Back Left, last SID# 1, 4, + 5

Exploring Operations Involving Complex Numbers. (3 + 4x) (2 x) = 6 + ( 3x) + +

INSPIRE GK12 Lesson Plan

The equivalent model of a certain op amp is shown in the figure given below, where R 1 = 2.8 MΩ, R 2 = 39 Ω, and A =

Designing Information Devices and Systems I Spring 2016 Elad Alon, Babak Ayazifar Homework 1. This homework is due February 2, 2016, at Noon.

Designing Information Devices and Systems I Spring 2019 Homework 7

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Midterm 1. Exam location: 145 Dwinelle, last SID# 2

55:041 Electronic Circuits The University of Iowa Fall Final Exam

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam: Friday, August 10, 2012

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Midterm 1. Exam location: 2050 VLSB, Last Name: Tong-Zzz

IMPORTANT Read these directions carefully:

Designing Information Devices and Systems I Fall 2016 Babak Ayazifar, Vladimir Stojanovic Final Exam

Designing Information Devices and Systems I Spring 2019 Midterm 2

EE100Su08 Lecture #9 (July 16 th 2008)

Homework 6 Solutions and Rubric

Designing Information Devices and Systems I Anant Sahai, Ali Niknejad. This homework is due October 13, 2015, at Noon.

Homework 2. Due Friday (5pm), Feb. 8, 2013

Lab 10: DC RC circuits

MasteringPhysics: Assignment Print View. Problem 30.50

No prep assignment to do, but here are four questions anyway.

The next two questions pertain to the situation described below. Consider a parallel plate capacitor with separation d:

Biosensors and Instrumentation: Tutorial 2

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 17

Level 2 Physics, 2011

Electric Charge and Electric field

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

Designing Information Devices and Systems I Fall 2018 Homework 5

Designing Information Devices and Systems I Fall 2015 Anant Sahai, Ali Niknejad Midterm 1. Exam location: 60 Evans, last digit SID= 6

EE1305/EE1105 Intro to Electrical and Computer Engineering Lecture Week 6

Designing Information Devices and Systems I Spring 2018 Lecture Notes Note 20

Review. Spring Semester /21/14. Physics for Scientists & Engineers 2 1

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

Electronics Capacitors

Multi-loop Circuits and Kirchoff's Rules

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000.

6.012 Electronic Devices and Circuits

DEPARTMENT OF COMPUTER ENGINEERING UNIVERSITY OF LAHORE

MEP 382: Design of Applied Measurement Systems Lecture 3: DC & AC Circuit Analysis

P1: Basics - Things you now know that you didn t know you knew (25 pts)

EDEXCEL NATIONALS UNIT 5 - ELECTRICAL AND ELECTRONIC PRINCIPLES. ASSIGNMENT No.2 - CAPACITOR NETWORK

Physics 6B Summer 2007 Final

Circuits. Electric Current & DC Circuits. Slide 1 / 127. Slide 2 / 127. Slide 3 / 127. Slide 4 / 127. Slide 5 / 127. Slide 6 / 127

Designing Information Devices and Systems I Spring 2018 Homework 13

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

ECE2262 Electric Circuits. Chapter 4: Operational Amplifier (OP-AMP) Circuits

Capacitors in Series and Parallel *

Operational Amplifiers

Electronics Prof. D C Dube Department of Physics Indian Institute of Technology Delhi

EE214 Early Final Examination: Fall STANFORD UNIVERSITY Department of Electrical Engineering. SAMPLE FINAL EXAMINATION Fall Quarter, 2002

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

Capacitance. Chapter 21 Chapter 25. K = C / C o V = V o / K. 1 / Ceq = 1 / C / C 2. Ceq = C 1 + C 2

PHYS 1102 EXAM - II. SECTION: (Circle one) 001 (TH 9:30 AM to 10:45AM) 002 (TH 3:30 PM to 4:45 PM) You have 1 hr 45 minutes to complete the test

o Two-wire transmission line (end view is shown, the radius of the conductors = a, the distance between the centers of the two conductors = d)

Capacitors. Chapter How capacitors work Inside a capacitor

Electronics II. Final Examination

Designing Information Devices and Systems I Spring 2018 Homework 11

Designing Information Devices and Systems II Spring 2016 Anant Sahai and Michel Maharbiz Midterm 2

Circuits. Circuits. Electric Current & DC Circuits. current and circuits presentation March 22, How to Use this File.

Practice Test 2 - Physics Fall 2016 October 12, Last Name: First Name:

Do not fill out the information below until instructed to do so! Name: Signature: Section Number:

ECE2210 Final given: Spring 08

Prerequisites: Successful completion of PHYS 2222 General Physics (Calculus) with a grade of C or better.

Homework Assignment 09

Section 4. Nonlinear Circuits

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Designing Information Devices and Systems I Summer 2017 D. Aranki, F. Maksimovic, V. Swamy Homework 2

Transcription:

EECS 16A Fall 2016 Designing Information Devices and Systems I Babak Ayazifar, Vladimir Stojanovic Homework 8 This homework is due October 25, 2016, at 1PM. 1. Homework process and study group Who else did you work with on this homework? List names and student ID s. (In case of hw party, you can also just describe the group.) How did you work on this homework? Working in groups of 3-5 will earn credit for your participation grade. 2. Basic Amplifier Building Blocks The following amplifier stages are used often in many circuits and are well known as (a) the non-inverting amplifier and (b) the inverting amplifier. vs vs (a) (b) (a) Label the input terminals of the Op-amp so it is in negative feedback. Then, derive the ltage gain of the non-inverting amplifier using the Golden Rules. Explain the origin of the name of the amplifier. (b) Label the input terminals of the Op-amp so it is negative feedback. Then, derive the ltage gain of the inverting amplifier using the Golden Rules. Explain the origin of the name of the amplifier. 3. Amplifier with Multiple Inputs vs2 is3 (a) Use the Golden Rules to find 2 for the first circuit above. (b) Use the Golden Rules to find 3 for the second circuit above. EECS 16A, Fall 2016, Homework 8 1

(c) Use the Golden Rules to find the output ltage for the circuit shown below. vs1 vs2 is3 (d) Now add a second stage as shown below. What is, new? Does change between the last part and this part? Does the ltage, new depend on? vs 1 is 3 vs 2 v o, new R4 4. It s finally raining! A lettuce farmer in the Salinas valley has grown tired of weather.com s imprecise rain measurements. So, she decided to take matters into her own hands by building a rain sensor. She placed a rectangular tank outside and attached two metal plates to two opposite sides in an effort to make a capacitor whose capacitance varies with the amount of water inside. EECS 16A, Fall 2016, Homework 8 2

C air a b h tot h H2 O C H2 O The width and length of the tank are both w (i.e. the base is square) and the height of the tank is h tot. w (a) What is the capacitance between terminals a and b when the tank is full? What about when it is empty? Note: the permittivity of air is ε, and the permittivity of rainwater is 81ε. (b) Suppose the height of the water in the tank is h H2 O. Modeling the tank as a pair of capacitors in parallel, find the total capacitance between the two plates. Call this capacitance C tank. (c) After building this capacitor, the farmer consults the Internet to assist her with a capacitance measuring circuit. A random Anon recommends the following: V o V in C tank φ 2 φ 2 C known In this circuit, C tank is the total tank capacitance that you calculated earlier. C known is some fixed and known capacitor. Find the ltage V o in phase φ 2 as a function of the height of the water. Note that in phase all switches labeled are closed and all switches labeled φ 2 are open. In phase φ 2, all switches labeled are open and all switches labeled φ 2 are closed. You should also assume that before any measurements are taken, the ltages across both C known and C tank are initialized to 0V. EECS 16A, Fall 2016, Homework 8 3

(d) Use IPython (or any other tool or just do it by hand) to plot this ltage V o as a function of the height of the water. Vary the tank from empty to full. Use values of V in = 12V, w = 0.5m, h tot = 1m, and ε = 8.854 10 12 F/m. This ε is called the permittivity of free space. For C known use a similar tank that is known to always be empty. (e) With the previous part, we were able to derive an expression for V o. What does V o represent? It s something we can measure! Our original goal was to determine what the height of the water in the tank without having to look inside it. Rewrite the last part to solve for h water. (f) How about we perform a sanity check on our answer. What are the units of your result for V o and for h water? (g) (BONUS In-scope) The farmer has become tired of solving the equation and wishes to generate a ltage proportional to the tank capacitance. A brief consultation with her daughter, yields the following circuit: C known C tank V o V in φ 2 Calculate V o as a function of h H2 O in phase φ 2. Use the Golden Rules. (Hint: think about what must happen to the charge on the capacitor C tank in phase φ 2. Where does that charge have to go?) 5. Op-Amp Golden Rules In this question we are going to show that the golden rules for op-amps hold by analyzing equivalent circuits and then taking the limit as the open-loop gain approaches infinity. Below is a picture of the equivalent model of an op-amp we are using for this question. V S V V v in Av in v out V S EECS 16A, Fall 2016, Homework 8 4

(a) Now consider the circuit below. Draw an equivalent circuit using the op-amp model shown above and calculate V out and V x in terms of A, V s, R 1, R 2 and R. Is the magnitude of V x larger or smaller than the magnitude of V s? Do these values depend on R? V V s R 1 R 2 V R V out V x (b) Using your solution to part (a), calculate V out and V x in the limit as A. Do you get the same answers if you apply the golden rules (V = V when there is negative feedback)? 6. Cool For The Summer You and a friend want to make a box that helps control an air-conditioning unit. You both have dials that emit a ltage: 0 means you want to leave the temperature as it is. Negative ltages mean that you want to reduce the temperature. (It s hot so we will assume that you never want to increase the temperature so, we re not talking about a Berkeley summer... ) Your air-conditioning unit, however, responds to positive ltages. The higher the ltage, the more strongly it runs. At zero, it is off. (If it helps, think of this air-conditioning unit as a heat pump. If you run it with negative ltage, it pumps heat in the opposite direction from outside to inside. If positive ltage, it pumps heat from inside to outside. ) So you need a box that is an inverting summer it outputs a weighted sum of two ltages where the weights are both negative. (Weighted because each of you has your own subjective sense for how much to turn the dial down and you need to compensate for that.) This problem walks you through this using an op-amp. (a) As a first step, create a general inverting amplifier and find the ltage gain. (b) Now add a second input to the amplifier from above. Find the overall ltage gain as a function of the two input ltages. (c) Let s suppose you wanted to have the overall ltage gain be V out = ( 1 4 V S1 2V S2 ) where V S1 and V S2 represent the input ltages from you and a friend. Select resistors values such that this is the overall ltage gain. (d) Now suppose you have another AC unit you want to add to the same room. This unit however, functions opposite to the already existing unit, it responds to negative ltages. You want to run both units at the same time. Add another op-amp to this circuit to create an output for the second AC unit. 7. Your Own Problem Write your own problem related to this week s material and solve it. You may still work in groups to brainstorm problems, but each student should submit a unique problem. What is the problem? How to formulate it? How to solve it? What is the solution? EECS 16A, Fall 2016, Homework 8 5