Physics and Material Science of Semiconductor Nanostructures

Similar documents
Physics and Material Science of Semiconductor Nanostructures

Introduction to Photolithography

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Fabrication Technology, Part I

Plasma Deposition (Overview) Lecture 1

CVD: General considerations.

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

Thin Film Deposition

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

Nanostructure. Materials Growth Characterization Fabrication. More see Waser, chapter 2

TMT4320 Nanomaterials November 10 th, Thin films by physical/chemical methods (From chapter 24 and 25)

Film Deposition Part 1

Lecture 0: Introduction

Fabrication at the nanoscale for nanophotonics

Wafer holders. Mo- or Ta- made holders Bonding: In (Ga), or In-free (clamped) Quick and easy transfer

Xing Sheng, 微纳光电子材料与器件工艺原理. Doping 掺杂. Xing Sheng 盛兴. Department of Electronic Engineering Tsinghua University

Lithography and Etching

Chapter 3 Engineering Science for Microsystems Design and Fabrication

Modern Methods in Heterogeneous Catalysis Research: Preparation of Model Systems by Physical Methods

Top down and bottom up fabrication

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

ETCHING Chapter 10. Mask. Photoresist

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

MEEN Nanoscale Issues in Manufacturing. Lithography Lecture 1: The Lithographic Process

Semiconductor Technology

CHAPTER 6: Etching. Chapter 6 1

Clean-Room microfabrication techniques. Francesco Rizzi Italian Institute of Technology

Techniken der Oberflächenphysik (Techniques of Surface Physics)

Chemical Vapor Deposition *

IC Fabrication Technology

Device Fabrication: Etch

Secondary ion mass spectrometry (SIMS)

Nanotechnology Fabrication Methods.

Ion Implant Part 1. Saroj Kumar Patra, TFE4180 Semiconductor Manufacturing Technology. Norwegian University of Science and Technology ( NTNU )

Etching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity

Lecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68

Chapter 2 FABRICATION PROCEDURE AND TESTING SETUP. Our group has been working on the III-V epitaxy light emitting materials which could be

Agenda. 1. Atomic Layer Deposition Technology

Photoresist Profile. Undercut: negative slope, common for negative resist; oxygen diffusion prohibits cross-linking; good for lift-off.

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped

Supplementary Information Our InGaN/GaN multiple quantum wells (MQWs) based one-dimensional (1D) grating structures

EE-612: Lecture 22: CMOS Process Steps

Fabrication Technology for Miniaturization

Atomic layer deposition of titanium nitride

Halbleiter. Prof. Yong Lei. Prof. Thomas Hannappel.

Photolithography 光刻 Part II: Photoresists

Hotwire-assisted Atomic Layer Deposition of Pure Metals and Metal Nitrides

CHAPTER 3: Epitaxy. City University of Hong Kong

Physics and Material Science of Semiconductor Nanostructures

Lecture 15 Etching. Chapters 15 & 16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/76

Dry Etching Zheng Yang ERF 3017, MW 5:15-6:00 pm

A HYDROGEN SENSITIVE Pd/GaN SCHOTTKY DIODE SENSOR

Section 3: Etching. Jaeger Chapter 2 Reader

Preparation of Nanostructures(Příprava Nanostruktur)

Kavli Workshop for Journalists. June 13th, CNF Cleanroom Activities

nmos IC Design Report Module: EEE 112

Introduction. Photoresist : Type: Structure:

OPTI510R: Photonics. Khanh Kieu College of Optical Sciences, University of Arizona Meinel building R.626

Diffusion and Ion implantation Reference: Chapter 4 Jaeger or Chapter 3 Ruska N & P Dopants determine the resistivity of material Note N lower

High-density data storage: principle

Semiconductor Physics and Devices

LECTURE 5 SUMMARY OF KEY IDEAS

Chapter 8 Ion Implantation

2D MBE Activities in Sheffield. I. Farrer, J. Heffernan Electronic and Electrical Engineering The University of Sheffield

DQN Positive Photoresist

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:

Etching: Basic Terminology

MSN551 LITHOGRAPHY II

Wet and Dry Etching. Theory

Nanostructures Fabrication Methods

EE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington

EV Group. Engineered Substrates for future compound semiconductor devices

Pattern Transfer- photolithography

EE130: Integrated Circuit Devices

Photolithography Overview 9/29/03 Brainerd/photoclass/ECE580/Overvie w/overview

EE C245 ME C218 Introduction to MEMS Design Fall 2007

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Fall 2009.

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Spring 2009.

E SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam

PREPARATION OF LUMINESCENT SILICON NANOPARTICLES BY PHOTOTHERMAL AEROSOL SYNTHESIS FOLLOWED BY ACID ETCHING

Chapter 7 Plasma Basic

JOHN G. EKERDT RESEARCH FOCUS

Structuring and bonding of glass-wafers. Dr. Anke Sanz-Velasco

A Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics

ESH Benign Processes for he Integration of Quantum Dots (QDs)

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004

Advanced Texturing of Si Nanostructures on Low Lifetime Si Wafer

5. Photochemistry of polymers

Three Approaches for Nanopatterning

Chapter 3 Basics Semiconductor Devices and Processing

RESEARCH ON BENZENE VAPOR DETECTION USING POROUS SILICON

T: +44 (0) W:

Semiconductor Device Physics

Semiconductors Reference: Chapter 4 Jaeger or Chapter 3 Ruska Recall what determines conductor, insulator and semiconductor Plot the electron energy

Lecture 1. Introduction to Electronic Materials. Reading: Pierret 1.1, 1.2, 1.4,

Ajay Kumar Gautam Asst. Prof. Electronics & Communication Engineering Dev Bhoomi Institute of Technology & Engineering Dehradun UNIT II

SUPPLEMENTARY NOTES Supplementary Note 1: Fabrication of Scanning Thermal Microscopy Probes

Transcription:

Physics and Material Science of Semiconductor Nanostructures PHYS 570P Prof. Oana Malis Email: omalis@purdue.edu Course website: http://www.physics.purdue.edu/academic_programs/courses/phys570p/

Today Bulk semiconductor growth Single crystal techniques Nanostructure fabrication Epitaxial growth MOCVD Top down approach: Device fabrication techniques Ref. Ihn Chapter 2, 6

Comparison of epitaxial technques 3

Chemical Vapor Deposition Precursor Reactor Energy Solid Products (thin films and powders) Gas Phase products Microfabrication processes widely use CVD to deposit materials in various forms, including: monocrystalline, polycrystalline, amorphous, and epitaxial. Materials grown by CVD include: silicon, carbon fiber, carbon nanofibers, filaments, carbon nanotubes, SiO 2, silicon-germanium, tungsten, silicon carbide, silicon nitride, silicon oxynitride, titanium nitride, and various high-k dielectrics. The CVD process is also used to produce synthetic diamonds.

Precursor Considerations Volatility vapor pressure - simple molecules with high vapor pressure are rare determined by molecular weight and molecularity (degree polymerized) - result of structure and bonding control - temperature, valving Stability, Reactivity, and Safety bond strength, bond dissociation energy - affects process temperature and film composition (purity) thermal stability in storage and delivery into the reactor reactivity of the precursor and byproducts towards other substances (including biological objects like us) Single-Source Precursor providing more than one element into the film simpler delivery system uniform elemental distribution at atomic level possible limited composition range Common Precursors hydrides: MHx - SiH4, GeH4, AlH3(NMe3)2, NH3, PH3... halides: MXy - TiCl4, TaCl5, MoF6, WF6,... metal-organics - metal alkyls: AlMe3, AliBu3, Ti(CH2tBu)4... metal alkoxides: Ti(OiPr)4, [Cu(OtBu)]4... metal dialkylamides: Ti(NMe2)4, Cr(NEt2)4... metal diketonates: Cu(acac)2, Pt(hfac)2... metal carbonyls: Fe(CO)5, Ni(CO)4... others: complexes with alkene, allyl, cyclopentadienyl,... ligands many precursors have mixed ligands

Energy sources and Reactor types Thermal Energy resistive heating - tube furnace quartz tungsten halogen lamp (very good heat source) - radiant heating radio-frequency - inductive heating laser as thermal energy source Photo Energy UV-visible light laser as photo energy source

MOCVD (also called MOVPE) H 2 +AsH 3 RF Coils Gas Exhaust Substrate Mixing Chamber Al(CH 3 ) 3 Ga(CH 3 ) 3 H 2 Ga(CH 3 ) 3 + AsH 3 => 3CH 4 +GaAs Ref. Ihn Chapter 2

MOCVD (MOVPE) Metal-organic vapour phase epitaxy Thin crystalline films created at high temperatures by chemical reactions between metalorganic and anion precursors. Some typical precursors for III-V compound semiconductors: Group III Group V Dopants Ga(CH 3 ) 3 (TMG) NH 3 SiH 4 (in H 2 or He) Ga(C 2 H 5 ) 3 (TEG) AsH 3 CH 4 PH 3 Cp 2 Mg Cp 2 Fe Ga(CH 3 ) 3 + NH 3 GaN + 3 CH 4 2 Ga(C 2 H 5 ) 3 + 2 AsH 3 2 GaAs + 6 C 2 H 6 Carrier gas usually H 2, Ar and/or N 2, used to transport metalorganic precursors to reaction chamber.

Carrier gas MOCVD (MOVPE) schematic Dopant 1 Filter & purifier MFC MFC MFC = mass flow controller controls the amount of gas going into the reactor Dopant 2 Group V precursor Carrier gas MFC MFC MFC MOVPE reactor Scrubber unit Gp. III precursor (in bubbler) Heater Power supply

Example of a real GaN reactor

MOCVD Precursor purity Typical atomic density in a semiconductor: 5 x 10 22 atoms cm -3 Typical doping density in semiconductor devices: 10 14 10 19 cm -3 To avoid unintentional doping of devices, this implies a desired purity of better than 1 (10 14 /10 22 ) = 99.999999%. Best available precursors are about 99.99999% pure (referred to as 7 Nines or 7N), and are very expensive. Carbon contamination from metalorganic precursors may also be a source of unintentional doping, as may contaminated system components.

Monitoring MOCVD growth Typical in situ monitoring uses optical techniques Example: optical reflectivity measurements on GaN: laser beam transparent GaN epilayer Sapphire substrate Beams reflected from GaN surface and GaN/sapphire interface interfere. As film grows, nature of interference oscillates between constructive and destructive, resulting in oscillating intensity of reflected light This can be used to measure growth rate.

Comparison MOVPE Moderate pressure (100 mbar) Higher temperatures High throughput Hydrogen normally present Greater process drift Higher growth rates Highly toxic/explosive precursors Higher impurity levels $$$ MBE Ultra-low pressure (10-11 mbar) Lower temperatures Lower throughput No hydrogen unless deliberately added Precise thickness control Lower growth rates Safer precursors (usually!) Ultra-low impurity levels $$$$

Other Epitaxial Techniques Liquid Phase Epitaxy - Dipping or Tipping Chemical Beam Epitaxy - Combination of MBE and MOCVD

Laser Assisted Vapor Deposition He H 2 SiH 4, SF 6, H 2

Laser Assisted Catalytic growth Fig. 2 Schematic of a nanowire growth set up using a combination of laser ablation and vapor-liquid- solid scheme Fig.1 Semiconductor (GaAs) nanowires grown using laser assisted catalytic growth [1ref]. The scale bar corresponds to 50 nm.

PECVD (Plasma-Enhanced CVD)

Top-down versus bottom-up If we want to make a very small tree we can either Get a very big piece of wood and carve it into a much smaller model tree (TOP DOWN APPROACH) Plant a seed and then control its growth to form a fullyfunctioning bonsai tree (BOTTOM UP APPROACH)

Top-down approach: Nano and Micro Fabrication Techniques Ref. Ihn Chapter 6

Main fabrication processes Lithography Photolithography Electron beam lithography Scanning probe based lithography Etching: chemical wet etch, dry etching, laser ablation, focussed ion beam nanomachining, etc. Insulator deposition: PECVD, sputter-deposition Metal deposition: thermal evaporation (mostly e- beam evaporation)

Example of semiconductor device fabrication: p-n junction n - Si

Fabrication Steps for a p-n junction Oxidation or oxide deposition -Forming a SiO 2 layer. - Works as an insulator or barrier to diffusion or implantation Litographic Process - The wafer is covered by a photosensitive film; - Radiation Exposure through a mask; - The non-polymerized regions are solved; - Thermal Treatment (120-180ºC) to boost the film adhering; - Attack with HF to remove the uncovered SiO 2 ; - Photosensitive film removal through a chemical solution or through an attack of oxygen plasma. Jan 2006

Photolithography The photolithography technique allows the manufacture of complex and dense circuits, improving this way the performance of the devices since it allows for its dimension reductions to happen. Recurring to the lithography technique, it s possible to manufacture on the same wafer both active and passive devices. The process consists in transferring a previously created pattern/model to the wafer s surface, in order to define the several regions of an integrated circuit This process has several steps, so all advances in the overall process depend on the development of each of the individual steps. Jan 2006

Photolithography summary Surface Preparation Coating (Spin Casting) Pre-Bake (Soft Bake) Alignment Exposure Development Post-Bake (Hard Bake) Processing Using the Photoresist as a Mask Stripping Post Processing Cleaning (Ashing) Positive and Negative photoresists Masks Some issues edge bead Cleanliness is critical cleanroom

Birck Nanotechnology Center Nanofabrication Cleanroom 25,252 square feet Nanofabrication cleanroom coupled with a pharmaceutical grade cleanroom Material access between cleanrooms

Birck Nanotechnology Center Nanofabrication Cleanroom ISO Class 3 (Class 1) 6 bays ISO Class 4 (Class 10) 5 bays ISO Class 5 (Class 100) 2 bays

Photolithographic Process Steps The photolithography process must be implemented in a clean room, in order to avoid dust to be deposited in the mask and wafer. 1 - Deposition of the photosensitive film Spin Coating A drop of photosensitive material is placed on the center of the wafer. The wafer is then spinned over its axis in order to promote a uniform spreading of the material. Base Material : polyisopropene Conditions: rotation speed: 2000-8000rpm time: 10-60s thickness: 0.7-1.0 m thermal treatment : 100ºC Jan 2006

2- Photosensitive film exposure to radiation The transfer of the model from the mask to the wafer can be done using optic equipment (for details bigger than 0.25 m), X-rays or by an electron beam. The photosensitive film when receiving radiation can behave as: - Positive photosensitive : The images formed are the same as the ones in the mask. - Negative photosensitive: The images formed are complementary to the ones in the mask. The radiation exposed regions become insoluble and therefore can not be removed. Jan 2006

Positive Photosensitive : It s built by 3 components: a resin, a photosensitive element and an organic solvent. The region exposed to radiation changes its chemical structure becoming soluble. The broken connections between the molecules allow an easy removal. Negative Photosensitive : Polymers are combined with a photosensitive element. The region exposed to radiation become insoluble due to the cross connections formed between the molecules. The high molecular weight of the molecules prevents their removal. Jan 2006

Tools for Photolithography

Exposure Response Curves and their transversal sections Photosensitive film fully soluble in developer for an energy equaling E T Photosensitive film fully insoluble for an energy equaling 2E T Jan 2006

3- Etching/Writing/Recording Process The next step is the etching process. That must allow the removal of material in the regions where the photosensitive film doesn t exist. SiO 2 is selectively attacked, whereas the substrate remains unaltered Jan 2006

The simplest recording process is chemical recording: - It involves a chemical reaction followed by the removal of reaction elements. - The elements used for chemical attacks are mostly acids (HF, HNO 3, H 4 C 2 O 2, H 2 SO 4 ). E.g. : SiO 2 + 6HF -> H 2 SiF 6 + 2H 2 O Water can be used as diluent for this attacker Jan 2006

The Attack depends on the orientation degree: Some solutions are more easily solved in some specific crystallographic planes. The material used in the attack should attack only one layer at a time and should be self-limitative. Chemical recording is simple and cheap, however it s neither compatible with submicrometric technologies nor permits an anisotropic attack. Jan 2006

4 Photoresist Removal After the recording, the photosensitive film must be removed Usually, the film removal is made by chemical attack (acetone) Jan 2006

Manufacture Steps of a p-n junction Oxidation -Forming a SiO 2 layer. - Works as an insulator or barrier to diffusion or implantation Litographic Process - The wafer is covered by a photosensitive film; - Radiation Exposure through a mask; - The non-polymerized regions are solved; - Thermical Treatment (120-180ºC) to boost the film adhering; - Attack with HF to remove the uncovered SiO 2 ; - Photosensitive film removal through a chemical solution or through an attack of oxygen plasma. Jan 2006

In order to form active elements in integrated circuits it s necessary to selectively introduce dopants in the substrate; The surface is exposed to an high ion dopant concentration, that are incorporated in the semiconductor crystal lattice; The SiO 2 layer is a barrier to diffusion and to the impurity implantation. Jan 2006

Doping techniques: - Diffusion: Thermal Treatment in an oven at 1000-1100ºC on rich doping environment (e.g. Phosphorus or boron) - Ion Implantation : the doping atoms are ionized and accelerated against the surface in order to be implanted in the substrate Jan 2006

Metallization Ohmic Contact Formation, through a phased chemical or physical vapor deposition of a metallic film. A lithographic process is used in order to define contact zones. Metallization of the backside of the semiconductor. Thermal Treatment at ~500ºC in order to get low contact resistance between metallic layers and the semiconductor. Jan 2006

Other patterning techniques

J. Phys. Chem. B, Vol. 105, No. 24, 2001 Nanosphere Lithography

Two photon polymerization JOURNAL OF LIGHTWAVE TECHNOLOGY, VOL. 21, NO. 3, MARCH 2003 18 October 2004 / Vol. 12, No. 21 / OPTICS EXPRESS 5221

Interference Lithography Appl. Phys. Lett., Vol. 82, No. 8, 24 February 2003 H. Smith s group at MIT J. Appl. Phys., Vol. 82, No. 1, 1 July 1997

Plasmon based Phase mask Dip Pen Nano imprinting Soft Lithography Photonic alignment Other Techniques