The Stanford Nanofabrication Facility. Etch Area Overview. May 21, 2013

Similar documents
NNCI ETCH WORKSHOP - STANFORD NNCI PLASMA ETCH OVERVIEW. Usha Raghuram Stanford Nanofabrication Facility Stanford, CA May 24, 2016

Etching Capabilities at Harvard CNS. March 2008

NNCI Dry Etch Capabilities

Etching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity

ETCHING Chapter 10. Mask. Photoresist

E SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam

Etching: Basic Terminology

Section 3: Etching. Jaeger Chapter 2 Reader

Reactive Ion Etching (RIE)

Regents of the University of California

EE 527 MICROFABRICATION. Lecture 25 Tai-Chang Chen University of Washington

EE C245 ME C218 Introduction to MEMS Design Fall 2007

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

Lecture 15 Etching. Chapters 15 & 16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/76

Plasma etch control by means of physical plasma parameter measurement with HERCULES Sematech AEC/APC Symposium X

Characteristics of Neutral Beam Generated by a Low Angle Reflection and Its Etch Characteristics by Halogen-Based Gases

Device Fabrication: Etch

Dry Etching Zheng Yang ERF 3017, MW 5:15-6:00 pm

EE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington

CHAPTER 6: Etching. Chapter 6 1

Advances in Back-side Via Etching of SiC for GaN Device Applications

3.155J/6.152J Microelectronic Processing Technology Fall Term, 2004

Lecture 6 Plasmas. Chapters 10 &16 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/68

EE C245 ME C218 Introduction to MEMS Design Fall 2007

Chapter 2 FABRICATION PROCEDURE AND TESTING SETUP. Our group has been working on the III-V epitaxy light emitting materials which could be

Lecture 11. Etching Techniques Reading: Chapter 11. ECE Dr. Alan Doolittle

Lithography and Etching

Plasma etching. Bibliography

Chapter 7 Plasma Basic

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

Chapter 9, Etch. Hong Xiao, Ph. D. www2.austin.cc.tx.us/hongxiao/book.htm

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

An environment designed for success

INTRODUCTION TO THE HYBRID PLASMA EQUIPMENT MODEL

Plasma Processing in the Microelectronics Industry. Bert Ellingboe Plasma Research Laboratory

Plasma-Surface Interactions in Patterning High-k k Dielectric Materials

Defining an optimal plasma processing toolkit for Indium Phosphide (InP) laser diode production

Clean-Room microfabrication techniques. Francesco Rizzi Italian Institute of Technology

Wet and Dry Etching. Theory

Technology Excellence for Specialty Markets (and Etching Basics) Corporate Introduction

ELEC 7364 Lecture Notes Summer Etching. by STELLA W. PANG. from The University of Michigan, Ann Arbor, MI, USA

b. The displacement of the mass due to a constant acceleration a is x=

LECTURE 5 SUMMARY OF KEY IDEAS

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

Analyses of LiNbO 3 wafer surface etched by ECR plasma of CHF 3 & CF 4

Chapter 7. Plasma Basics

Plasma Deposition (Overview) Lecture 1

CVD: General considerations.

Supplementary Figure 1 Detailed illustration on the fabrication process of templatestripped

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

SUPPLEMENTARY INFORMATION

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

Technology Improvement and Fault TCP Etch Chamber and a Dual Frequency Oxide Etch Chamber

UHF-ECR Plasma Etching System for Dielectric Films of Next-generation Semiconductor Devices

CHARACTERIZATION OF DEEP REACTIVE ION ETCHING (DRIE) PROCESS FOR ELECTRICAL THROUGH-WAFER INTERCONNECTS FOR PIEZORESISTIVE INERTIAL SENSORS

Plasma Chemistry Study in an Inductively Coupled Dielectric Etcher

EE C245 ME C218 Introduction to MEMS Design Fall 2007

DQN Positive Photoresist

Fabrication Technology, Part I

Inductively Coupled Plasma Reactive Ion Etching of GeSbTe Thin Films in a HBr/Ar Gas

Plasma Enhanced Chemical Vapor Deposition (PECVD) of Silicon Dioxide (SiO2) Using Oxford Instruments System 100 PECVD

Figure 1: Graphene release, transfer and stacking processes. The graphene stacking began with CVD

Chapter 2 On-wafer UV Sensor and Prediction of UV Irradiation Damage

MSN551 LITHOGRAPHY II

Etching. Etching Terminology. Etching Considerations for ICs. Wet Etching. Reactive Ion Etching (plasma etching) Professor N Cheung, U.C.

Feature Profile Evolution during Shallow Trench Isolation (STI) Etch in Chlorine-based Plasmas

Nanofabrication Lab Process Development for High-k Dielectrics

Competitive Advantages of Ontos7 Atmospheric Plasma

Three Approaches for Nanopatterning

Mater. Res. Soc. Symp. Proc. Vol Materials Research Society

SURFACE TENSION POWERED SELF-ASSEMBLY OF 3D MOEMS DEVICES USING DRIE OF BONDED SILICON-ON-INSULATOR WAFERS INTRODUCTION

Chapter 8 Ion Implantation

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Fall 2009.

Free-Space MEMS Tunable Optical Filter in (110) Silicon

2.76/2.760 Multiscale Systems Design & Manufacturing

Technology for Micro- and Nanostructures Micro- and Nanotechnology

Resonator Fabrication for Cavity Enhanced, Tunable Si/Ge Quantum Cascade Detectors


H. Shin, W. Zhu, V. M. Donnelly, and D. J. Economou University of Houston. November 2, AVS 58h International Symposium, Nashville, TN, USA

Dynamization evolution of Dry Etch Tools in Semiconductor Device Fabrication Gordon Cameron Intel Corp (November 2005)

ECE 695 Numerical Simulations Lecture 35: Solar Hybrid Energy Conversion Systems. Prof. Peter Bermel April 12, 2017

CVD-3 LFSIN SiN x Process

A Novel Approach to the Layer Number-Controlled and Grain Size- Controlled Growth of High Quality Graphene for Nanoelectronics

Defect management and control. Tsuyoshi Moriya, PhD Senior Manager Tokyo Electron Limited

CVD-3 SIO-HU SiO 2 Process

SiO 2 Buffer-Etch Processes with a TaN Absorber for EUV Mask Fabrication

DEPOSITION AND COMPOSITION OF POLYMER FILMS IN FLUOROCARBON PLASMAS*

DO NOT WRITE YOUR NAME OR KAUST ID NUMBER ON THIS PAGE OR ANY OTHER PAGE PUT YOUR EXAM ID NUMBER ON THIS PAGE AND EVERY OTHER PAGE YOU SUBMIT

Photoresist Profile. Undercut: negative slope, common for negative resist; oxygen diffusion prohibits cross-linking; good for lift-off.

INVESTIGATION of Si and SiO 2 ETCH MECHANISMS USING an INTEGRATED SURFACE KINETICS MODEL

Cl 2 -Based Dry Etching of GaN and InGaN Using Inductively Coupled Plasma

Plasma Etch Tool Gap Distance DOE Final Report

UNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.

IC Fabrication Technology

Quantum Cascade Photonic Crystal Surface-Emitting Injection Lasers

EECS C245 ME C218 Midterm Exam

Etching Applications and Discoveries Made Possible by Advanced Ion Energy Control

Supplementary Information. Atomic Layer Deposition of Platinum Catalysts on Nanowire Surfaces for Photoelectrochemical Water Reduction

Fabrication of Highly-ordered Silicon Nanowire Arrays with Controllable Sidewall Profiles for Achieving Low Surface Reflection

Transcription:

The Stanford Nanofabrication Facility Etch Area Overview May 21, 2013

High Density Plasma Systems Etcher Materials Etched Gases available Wafer Size Applied Materials P5000 MRIE ChA Applied Materials P5000 MRIE ChB Applied Materials P5000 MRIE ChC Lam 9400 TCP Plasmatherm Versaline ICP Plasmatherm Versaline ICP PlasmaQuest 100 ECR Al/Si SiO2, SiN Poly Si, Si Ar, BCl3, CF4, Cl2, N2, Ar CHF3,CF4, Ar, He, O2 N2 Cl2, HBr, NF3, CF4, SF6, He/O2 O2, N2, H2, Cl2, HBr, PolySi, Si CF4, C2F6 varied metals Cl2, BCl3, O2, SF6, Ar, CF4, CH4, N2 Ox, SiN C4F8, H2, Ar, CF4, O2, CHF3, He, N2 Varied Ar, SF6, N2, H2, O2, CF4, He, BCl3, Cl2 4 in 4 in 4 in Maximum Load Size 8 per loadlock pumpdown, 50 max 8 per loadlock pumpdown, 50 max 8 per loadlock pumpdown, 50 max Cleanliness Back End MOS Back End MOS Front End MOS 4 25 Front End MOS 4in (6 in*) 4 in (6 in*) 1 1 Flexible (All Classes*) Flexible (All Classes*) 4 in 1 Flexible Oxford PlasmaPro 100 Cobra GaAs, III V, II VI BCl3, SF6, CL2, O2, HBr, H2, Ar, N2, CH4 4 in 1 Flexible

Silicon DRIE and RIE Etcher Materials Etched Gases Wafer Size PlasmaTherm Versaline DSE Si SF6, C4F8, O2, Ar 4 in (6 *) Maximum Load Size 1 Cleanliness Flexible (All Classes*) STS Si SF6, C4F8, O2 4 in 1 Back End MOS STS HRM Si SF6, C4F8, O2 4 in 1 Back End MOS Etcher Materials Etched Gases available Wafer Size Maximum Load Size Cleanliness Applied Materials 8100 SiO2, SiN, Si, PR O2, CHF3, SF6, Ar, NF3 4 in 24 Back End MOS Drytek 100 Drytek 100 (Modified) PolySi, Si, SiN, PR Varied O2, CF4, SF6, CHClF2 O2, N2, Ar, SF6, CHF3, C2F6, C4F8 2 6 in, pieces 6 4Slots Front End 2 Slots Flexible 2 6 in, pieces 1 Flexible

Ashers and Dry Chemical Etching Etcher Materials Etched Gases available Wafer Size Maximum Load Size Cleanliness Gasonics Asher PR ashing O2 4 in 25 Front End MOS Matrix Asher PR ashing O2 4 in 25 Flexible Etcher Materials Etched Gases available Wafer Size Maximum Load Size Cleanliness Xactix Si, Ge, SiGe XeF2, N2 Pieces to 6 1 Flexible HF Vapor Etch 1 SiO2 HF acid Pieces to 6 1 Front End MOS HF Vapor Etch 2 SiO2 HF acid Pieces to 6 1 Flexible SPTS Micro Etch HF Vapor** SiO2 Hydrogen Fluoride Pieces to 6 1 All Classes Tousimis Critical Point Dryer NA CO2 Pieces to 6 1 All Classes

PlasmaTherm DSE ICP II DSE 3 Turn Source RF PKG: 3.5kW*, 2MHz RF 100W, 1kHz 100kHz DBS (Digital Bias Supply) Electrode Chiller temp 40 C 40 C Fast gas switching Optical Endpoint Detection Mechanical Clamp

PlasmaTherm DSE Parameter Etch rate (um/min) Specs Selectivity Si:PR >100:1 >10 for 100 micron trench Profile Angle 90 degrees +/ 2 Scallop Length (um) <2.5 Scallop Depth (um) <1.0 %Nonunifomity (6 mm edge exclusion) Run to run %Nonuniformity <3% 2.00%

PlasmaTherm DSE

PlasmaTherm Versaline Metal Etcher

Plasmatherm Versaline Metal Etcher Mechanical clamp Electrode Temp 10C 60 C ICP Source: 2.5 KHz, 2.5KW RF Bias: 13.56 MHZ, 300 W Heated chamber liners Laser endpoint system Optical endpoint detection system Gases: Cl2, BCl3, O2, SF6, Ar, CF4, CH4, N2 Parameter Recent Monitor (6 wafer) Al Etch Rate 6208 A/min (10.7%) Oxide Etch rate Photoresist Etch Rate Al:Pr Selectivity Al:Oxide Selecivity 964 A/min (6.85%) 4727 A/min (11.9%) 1.31 6.44

PlasmaTherm Versaline Oxide Etcher Mechanical clamp Electrode Temp 40 C 40 C ICP Source: 2.5 KHz, 2.5KW RF Bias: 13.56 MHZ, 300 W Heated chamber liners Laser endpoint system Optical endpoint detection system Gases: C4F8, H2, Ar, CF4, O2, CHF3, He, N2 Parameter Spec Etch Rate A/min >2500 Selectivity Oxide/PR >1:1 Within Wfr %Nonuniformity Wafer to wafer %Nonuniformity <3% <3%

PlasmaTherm Versaline Oxide Etcher Parameter Unit Light Etch Process Time s 5 54 Pressure mtorr 5 5 CHF3 sccm 40 40 ICP Power W 600 600 Bias Power W 50 20 Electrode C 10 10 Temperature Lid Temperature C 90 90 Liner C 70 70 Temperature Spool Temperature C 90 90 SiO2 film etched using metal mask, showing high fidelity pattern transfer and good sidewall smoothness and verticality. The etch rate was 110 nm/min, and selectivity to photoresist was about 3:1.

Oxford PlasmaPro 100 Cobra Materials: GaAs, II VI Mechanical Clamp Electrode Temp = 150 C 400 C 2 MHz 3KW/600 W 13.56 MHz Laser interferometer Gases: BCl3, SF6, CL2, O2, HBr, H2, Ar, N2, CH4 Wafer: GaAs substrate > 1um AlGaAs sacrificial layer > 164nm GaAs top membrane Lithography: pattern written in ZEP (~300nm thick) using JEOL e beam writer Structures: photonic crystal cavities on suspended membranes

Applied Materials AMT 8100 Materials: Si, SiO2, Ge, SiGe, PR Gases: CHF3, SF6, NF3, Ar, O2 Electrode: Hexode, Ardel clamp, no He, 20 C Load: 24 wafers Cleanliness: Backend MOS 1982 vintage, workhorse, used by electronics researchers

Drytek 2/4 Materials: Poly Si, Si, SiN, PR Gases: ChClF2, CF4, SF6, O2 Electrode: 6 electrodes, no clamp, 20 C Load: 6wafers Cleanliness: 4 Frontend, 2 Flexible 1982 vintage, workhorse, fast, easy Materials: Poly, Si, SiN, SiO2, W, Ti Gases: CHF3, SF6, C2F6, C4F8, O2, N2, Ar Electrode: 1 electrode, 20 C Load: 1 wafer up to 6 Cleanliness: Flexible Flexible, easy, no clamping

Materials: PolySi, Si, SiC Gases: Cl2, HBr, SF6, Oe, He, CF4 Electrode: 4, He clamping, 0 C 90 C (operates at 60 C) Load: cassette to cassette Cleanliness: Front End MOS Vintage 1994, classic version Lam 9400

MRC Materials: Si, SiO2, Ge, SiGe, PR Gases: CHF3, SF6, CF4, Ar, O2 Electrode: No Clamp, 7 electrode, 20 C Load: 1 at a time Cleanliness: Flexible Low pressure system, most often used for Ar sputtering Easy, fast, flexible

PQuest Materials: Anything goes, III V Gases: Ar, SF6, N2, H2, O2, CF4, He, BCl3, Cl2 Electrode: He clamp, 0 C 200 C Load: single 4 wafer Cleanliness: Flexible ECR, circa 1980 Mostly used for III V and other flexible processes Wet clean between chlorine and fluorine etch weeks

STS Multiplex Pro HRM Materials: Si Gases: Bosch Electrode: 4, He Clamp, ~40C Load: Single wafer Cleanliness: Backend MOS Resist burns easily, prototype system

STS ASE Materials: Si Gases: Bosch Electrode: 4, He Clamp, ~35C Load: Single wafer Cleanliness: Backend MOS Slow etch (2 um/min), custom wafer holder.

Future for SNF Etch Tools Near term: Migrate towards common repairable spares wherever possible (pumps, chillers, MFC s, baratrons) Develop backup strategy for vulnerable hard drives Address process gas cylinder management Mid term: Expand cleanliness definitions beyond the traditional three classes Upgrade process gas cabinets Long term: Migrate to 6 /8 compatible tools (removing aging tools) Migrate towards common tools

Cleanliness/Contamination in Dry Etching

Cleanliness/Contamination in Dry Etching Motivation: Electronics is last century (last millenium?) More demand for non traditional materials New materials of electronics Optics demands New materials constraints Electronics needs voltage shift concerns Detector needs Lifetime concerns Question: How to quantify? Concerns for etchers Mechanism of contamination transfer How to set up barriers to transfer

Cleanliness/Contamination in Dry Etching Trace Underlying stop film Gold Cont Film Etched Mask Material Protected film