Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 4, 10th October

Similar documents
Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2016/17 Aula 3, 3rd September

Data Converter Fundamentals

EE 521: Instrumentation and Measurements

Sistemas de Aquisição de Dados. Mestrado Integrado em Eng. Física Tecnológica 2015/16 Aula 6-26 de Outubro

Analog Digital Sampling & Discrete Time Discrete Values & Noise Digital-to-Analog Conversion Analog-to-Digital Conversion

Analog to Digital Conversion

ELEN E4810: Digital Signal Processing Topic 11: Continuous Signals. 1. Sampling and Reconstruction 2. Quantization

Measurement and Instrumentation. Sampling, Digital Devices, and Data Acquisition

Principles of Communications

Introduction to digital systems. Juan P Bello

EEO 401 Digital Signal Processing Prof. Mark Fowler

Analog to Digital Converters (ADCs)

ETSF15 Analog/Digital. Stefan Höst

Digital Signal 2 N Most Significant Bit (MSB) Least. Bit (LSB)

Nyquist-Rate D/A Converters. D/A Converter Basics.

Chapter 2: Problem Solutions

EE123 Digital Signal Processing

Digital Fundamentals

Slide Set Data Converters. Background Elements

CHW 261: Logic Design

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1

EE 230 Lecture 40. Data Converters. Amplitude Quantization. Quantization Noise

An Anti-Aliasing Multi-Rate Σ Modulator

Digital Fundamentals

Oversampling Converters

Digital Electronic Meters

EE247 Lecture 16. Serial Charge Redistribution DAC

J.-M Friedt. FEMTO-ST/time & frequency department. slides and references at jmfriedt.free.fr.

Successive Approximation ADCs

Menu. Review of Number Systems EEL3701 EEL3701. Math. Review of number systems >Binary math >Signed number systems

CSE 241 Digital Systems Spring 2013

Slide Set Data Converters. Digital Enhancement Techniques


LOGIC CIRCUITS. Basic Experiment and Design of Electronics

D/A Converters. D/A Examples

14:332:231 DIGITAL LOGIC DESIGN. 2 s-complement Representation

Cast of Characters. Some Symbols, Functions, and Variables Used in the Book

A 74.9 db SNDR 1 MHz Bandwidth 0.9 mw Delta-Sigma Time-to-Digital Converter Using Charge Pump and SAR ADC

Lab 3 Revisited. Zener diodes IAP 2008 Lecture 4 1

CS Sampling and Aliasing. Analog vs Digital

VID3: Sampling and Quantization

Analog and Telecommunication Electronics

WORKBOOK. Try Yourself Questions. Electrical Engineering Digital Electronics. Detailed Explanations of

EE4512 Analog and Digital Communications Chapter 4. Chapter 4 Receiver Design

ECE 372 Microcontroller Design

A Gray Code Based Time-to-Digital Converter Architecture and its FPGA Implementation

CITY UNIVERSITY LONDON. MSc in Information Engineering DIGITAL SIGNAL PROCESSING EPM746

Total Time = 90 Minutes, Total Marks = 100. Total /10 /25 /20 /10 /15 /20

Signal types. Signal characteristics: RMS, power, db Probability Density Function (PDF). Analogue-to-Digital Conversion (ADC).

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling

LOGIC CIRCUITS. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Department of Mechanical and Aerospace Engineering. MAE334 - Introduction to Instrumentation and Computers. Final Examination.

Digital to Analog Converters I

Digital Circuits ECS 371

Multiplication of signed-operands

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx

Week No. 06: Numbering Systems

7.1 Sampling and Reconstruction

Finite Word Length Effects and Quantisation Noise. Professors A G Constantinides & L R Arnaut

UNSIGNED BINARY NUMBERS DIGITAL ELECTRONICS SYSTEM DESIGN WHAT ABOUT NEGATIVE NUMBERS? BINARY ADDITION 11/9/2018

Seminar: D. Jeon, Energy-efficient Digital Signal Processing Hardware Design Mon Sept 22, 9:30-11:30am in 3316 EECS

PGT104 Digital Electronics. PGT104 Digital Electronics

CPE100: Digital Logic Design I

ECE Unit 4. Realizable system used to approximate the ideal system is shown below: Figure 4.47 (b) Digital Processing of Analog Signals

Signals, Instruments, and Systems W5. Introduction to Signal Processing Sampling, Reconstruction, and Filters

ECE260: Fundamentals of Computer Engineering

Principles of Communications Lecture 8: Baseband Communication Systems. Chih-Wei Liu 劉志尉 National Chiao Tung University

EE 230 Lecture 43. Data Converters

Quantization Noise Cancellation for FDC-Based Fractional-N PLLs

Logic and Computer Design Fundamentals. Chapter 5 Arithmetic Functions and Circuits

ENG2410 Digital Design Introduction to Digital Systems. Fall 2017 S. Areibi School of Engineering University of Guelph

Multirate Digital Signal Processing

Digital Communications: A Discrete-Time Approach M. Rice. Errata. Page xiii, first paragraph, bare witness should be bear witness

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS

ECE 465, Fall 2013 Homework 3

Digital Fundamentals

Signals & Systems. Chapter 7: Sampling. Adapted from: Lecture notes from MIT, Binghamton University, and Purdue. Dr. Hamid R.

Spurious-Tone Suppression Techniques Applied to a Wide-Bandwidth 2.4GHz Fractional-N PLL. University of California at San Diego, La Jolla, CA

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) SUMMER 14 EXAMINATION Model Answer

Poles and Zeros in z-plane

Chapter 12 Variable Phase Interpolation

FROM ANALOGUE TO DIGITAL

Channel capacity. Outline : 1. Source entropy 2. Discrete memoryless channel 3. Mutual information 4. Channel capacity 5.

Chapter 3. Data Analysis

Digital Signal Processing

A novel Capacitor Array based Digital to Analog Converter

Introduction to Digital Signal Processing

PRODUCT OVERVIEW REF. IN 16 BIPOLAR OFFSET 17 REGISTER 74LS75 REGISTER 74LS75 BITS LSB

Number Representation and Waveform Quantization

Combinational Logic. Lan-Da Van ( 范倫達 ), Ph. D. Department of Computer Science National Chiao Tung University Taiwan, R.O.C.

2A1H Time-Frequency Analysis II

Introduction to Digital Logic Missouri S&T University CPE 2210 Number Systems

EE260: Digital Design, Spring n Digital Computers. n Number Systems. n Representations. n Conversions. n Arithmetic Operations.

High-Speed, High-Resolution, Radiation-Tolerant SAR ADC for Particle Physics Experiments

Mobile Communications (KECE425) Lecture Note Prof. Young-Chai Ko

Sensor Characteristics

ADC Bit, 50MHz Video A/D Converter

Lecture 5b: Line Codes

Four Important Number Systems

LOGIC GATES. Basic Experiment and Design of Electronics. Ho Kyung Kim, Ph.D.

Transcription:

Sistemas de Aquisição de Dados Mestrado Integrado em Eng. Física Tecnológica 216/17 Aula 4, 1th October

ADC Amplitude Quantization: ADC Digital Output Formats V REF +FS RANGE (SPAN) OR FS ANALOG INPUT N-BIT ADC MSB LSB DIGITAL OUTPUT N-BITS WHOLE NUMBERS: Number 1 = a N 1 2 N 1 + a N 2 2 N 2 + +a 1 2 1 + a 2 MSB LSB Example: 111 2 = (1 2 3 ) + ( 2 2 )+ (1 2 1 )+ (1 2 ) = 8 + + 2 + 1 = 11 1 FRACTIONAL NUMBERS: Number 1 = a N 1 2 1 + a N 2 2 2 + + a 1 2 (N 1) + a 2 N MSB LSB Example:.111 2 = (1.5) + (.25) + (1.125) + (1.625) =.5 + +.125 +.625 =.6875 1

Binary Coding of Quantised Numbers Unipolar Codes (4 bit example) BASE 1 NUMBER SCALE +1V FS BINARY GRAY +15 +14 +13 +12 +11 +1 +9 +8 +7 +6 +5 +4 +3 +2 +1 +FS 1LSB = +15/16 FS +7/8 FS +13/16 FS +3/4 FS +11/16 FS +5/8 FS +9/16 FS +1/2 FS +7/16 FS +3/8 FS +5/16 FS +1/4 FS +3/16 FS +1/8 FS 1LSB = +1/16 FS 9.375 8.75 8.125 7.5 6.875 6.25 5.625 5. 4.375 3.75 3.125 2.5 1.875 1.25.625. 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

Binary Coding of Quantised Numbers II Bipolar Codes (4 bit example) 2.1 C Q BASE 1 NUMBER +7 +6 +5 +4 +3 +2 +1 1 2 3 4 5 6 7 8 SCALE +FS 1LSB = +7/8 FS +3/4 FS +5/8 FS +1/2 FS +3/8 FS +1/4 FS +1/8 FS 1/8 FS 1/4 FS 3/8 FS 1/2 FS 5/8 FS 3/4 FS FS + 1LSB = 7/8 FS FS ±5V FS +4.375 +3.75 +3.125 +2.5 +1.875 +1.25 +.625..625 1.25 1.875 2.5 3.125 3.75 4.375 5. NOT NORMALLY USED IN COMPUTATIONS (SEE TEXT) OFFSET BINARY 1 1 1 1 1 1 1 1 1 TWOS COMP. 1 1 1 1 1 1 1 1 1 * ONES COMP. * 1 1 1 1 1 ONES COMP. + 1 1 1 1 SIGN MAG. * 1 1 1 1 1 1 1 1 1 SIGN MAG.

How to connect ADC to the CPU (Two-Complement Binary Format) 12 bit 1 1 1 1 16 bit 1 1 1 1 x x x x Left align 16 bit 1 1 1 1 1 1 1 1 Sign extend Verilog HDL Example: extended[15:] <= { {4{value[11]}}, value[11:] }; 5

Binary Coding of Quantized Numbers III BCD Codes (4 digit example) BASE 1 NUMBER +15 +14 +13 +12 +11 +1 +9 +8 +7 +6 +5 +4 +3 +2 +1 SCALE +FS 1LSB = +15/16 FS +7/8 FS +13/16 FS +3/4 FS +11/16 FS +5/8 FS +9/16 FS +1/2 FS +7/16 FS +3/8 FS +5/16 FS +1/4 FS +3/16 FS +1/8 FS 1LSB = +1/16 FS +1V FS 9.375 8.75 8.125 7.5 6.875 6.25 5.625 5. 4.375 3.75 3.125 2.5 1.875 1.25.625. DECADE 1 DECADE 2 DECADE 3 DECADE 4

Analog-to-Digital Conversion a a1 a2... Mapping: R (finite set) 111 11 11 T 1 11 1 LSB Resolution 1 1/2 LSB 1 LSB = 1/8 1/4 3/8 1/2 5/8 3/4 7/8 FS ANALOG INPUT full scale 2 N, A LSB = V ref 2 N 7

Best resolution of a n-bit ADC (Value of a LSB) db F S = 2 log 1 ( 1 2 N ) 8

Anti-Aliasing Filters For a correct sampling we need to be sure that the image spectrum overlaps only at amplitudes lower than the ADC resolution log( F(f) ) Filter Cutoff Nth-Order LPF Slope = 6 N db/oct = 2 N db/dec The Bandwidth of the LPF + ADC system will always be inferior to the Nyquist Limit Fsamp /2 Dynamic range of ADC (db) -fs fs/2 fs log(f) Bandwidth 9

A-A Filter Examples ADC with fsamp= 1 MHz @1 bit Resolution: 6dB (see table in slide 8) 3rd Order Low Pass Filter: 6 db/dec fsamp/2=5 khz System s Analog Bandwidth BW= 5 khz

Bibliography Data Conversion Handbook, Chapter 2 Analog Devices Inc., 24 http://www.analog.com/library/analogdialogue/archives/39-6/ data_conversion_handbook.html Analog-to-Digital Conversion, Second Edition, Marcel J.M. Pelgrom, Springer 213