During such a time interval, the MOS is said to be in "deep depletion" and the only charge present in the semiconductor is the depletion charge.

Similar documents
MOSFET: Introduction

Lecture 11: J-FET and MOSFET

MOS Capacitors ECE 2204

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Semiconductor Physics fall 2012 problems

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Lecture 3: CMOS Transistor Theory

MOS Transistor I-V Characteristics and Parasitics

Lecture 04 Review of MOSFET

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Lecture 4. Conductance sensors. ChemFET. Electrochemical Impedance Spectroscopy. py Practical consideration for electrochemical biosensors.

Chapter 6: Field-Effect Transistors

GaN based transistors

MOS CAPACITOR AND MOSFET

VI. EIS STUDIES LEAD NANOPOWDER

6.012 Electronic Devices and Circuits

Current mechanisms Exam January 27, 2012

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

R. Ludwig and G. Bogdanov RF Circuit Design: Theory and Applications 2 nd edition. Figures for Chapter 6

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Lecture 12: MOS Capacitors, transistors. Context

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Electrical Properties

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOSFET Physics: The Long Channel Approximation

ECE-305: Fall 2017 MOS Capacitors and Transistors

Chapter 4 Field-Effect Transistors

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Design of Analog Integrated Circuits

6.012 Electronic Devices and Circuits

The Devices: MOS Transistors

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Semiconductor Memories

Classification of Solids

GMU, ECE 680 Physical VLSI Design 1

Advanced Lab Course. Tunneling Magneto Resistance

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Digital Electronics Electronics, Devices and Circuits

Spring Semester 2012 Final Exam

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Appendix 1: List of symbols

1. Chapter 1: Introduction

MOS Transistor Theory

MOS Transistor Theory

introduction: what is spin-electronics?

Chapter 13 Small-Signal Modeling and Linear Amplification

Section 12: Intro to Devices

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today

Digital Integrated Circuits A Design Perspective

Lecture 12: MOSFET Devices

an introduction to Semiconductor Devices

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture #27. The Short Channel Effect (SCE)

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Lecture 4: CMOS Transistor Theory

Section 12: Intro to Devices

The Science & Engineering of Materials Semiconductors. 주요반도체재료에서전자와홀의 mobility 대표적인값은? 어떤 carrier 가빠른지?

Extensive reading materials on reserve, including

Electrical Characterization with SPM Application Modules

Spintronics. Seminar report SUBMITTED TO: SUBMITTED BY:

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

Electrochemical methods : Fundamentals and Applications

EECS130 Integrated Circuit Devices

Semiconductor Physics Problems 2015

Long Channel MOS Transistors

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

Magnetic core memory (1951) cm 2 ( bit)

Application II: The Ballistic Field-E ect Transistor

Scaling Issues in Planar FET: Dual Gate FET and FinFETs

Device Models (PN Diode, MOSFET )

Device Models (PN Diode, MOSFET )

ELECTRONICS IA 2017 SCHEME

ECE 340 Lecture 39 : MOS Capacitor II

1 Name: Student number: DEPARTMENT OF PHYSICS AND PHYSICAL OCEANOGRAPHY MEMORIAL UNIVERSITY OF NEWFOUNDLAND. Fall :00-11:00

Chapter 4: Bonding in Solids and Electronic Properties. Free electron theory

! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

pickup from external sources unwanted feedback RF interference from system or elsewhere, power supply fluctuations ground currents

The Gradual Channel Approximation for the MOSFET:

V High frequency magnetic measurements

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

Metal-oxide-semiconductor field effect transistors (2 lectures)

L03: pn Junctions, Diodes

Digital Electronics Part II Electronics, Devices and Circuits

ECE 342 Electronic Circuits. 3. MOS Transistors

Lecture 5: CMOS Transistor Theory

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Lecture 3: Transistor as an thermonic switch

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

A small analog memory based on ferroelectric hysteresis

ECE 305: Fall MOSFET Energy Bands

Microelectronics Part 1: Main CMOS circuits design rules

Wouldn t it be great if

Digital Electronics Part II - Circuits

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Transcription:

Q1 (a) If we apply a positive (negative) voltage step to a p-type (n-type) MOS capacitor, which is sufficient to generate an inversion layer at equilibrium, there is a time interval, after the step, when no free electrons (holes) are present at the interface. This is due to the fact that the inversion charge must be thermally generated and this requires a finite time. During such a time interval, the MOS is said to be in "deep depletion" and the only charge present in the semiconductor is the depletion charge. (b) [30%] (c) (i) When the output current I D, for a given V GS, increases linearly with V DS, the MOSFET is said to be in linear regime. When the output current I D, for a given V GS, becomes constant with V DS, the MOSFET is said to be in saturation. The saturation regime begins when the conductance G (bottom figure) is approximately zero at the drain (y=l), that is when V DS = V GS V T = V Dsat where V T is the threshold voltage. Further increase of V DS will result in a wider region where G=0. [15%] DPC/4.1 1

(ii) [15%] (d) The region where G=0 is called pinch-off region and the left hand boundary is the pinch-off point. At the pinch-off point V=V Dsat. It should be pointed out that in the pinch-off region the conductance is small but not exactly zero. The current flow is sustained by the high electric field. DPC/4.1 2

Q2 (a) PCR is a simple and inexpensive method that a specific segment of DNA can be copied billions of time over. PCR reaction requires the following components: 1) DNA template: the sample DNA that contains the target sequence. At the beginning of the reaction, high temperature is applied to the original double stranded DNA molecule to separate the strands from each other (Denaturation). 2) DNA polymerase: enzyme that synthesizes new strands of DNA complementary to the target sequence. 3) Forward and reverse primers: short sequence of single-stranded DNAs that are complementary to the target sequence which allows you to define the segment of DNA to be amplified. 4) Nucleotides: single units of the bases A, T, G, and C which are the building blocks for new DNA strands. Step 1) Denaturation: High temperature (94-96 o C) is used to denature the sample DNA strand Step 2) Annealing: the reaction temperature is lowered to 50 65 o C to allow the hybridization of the forward and reverse primer to the sample DNA template Step 3) Extension: Depending on the type of polymerase used, a typical temperature would be around 70 o C. The DNA polymerase synthesizes a new DNA strand complementary to the DNA template strand by adding the single nucleotides These three steps will be repeated depending on the amount of DNA needed to be amplified. [40%] DPC/4.1 3

(b) Ignoring the complexities of the first few steps of the amplification reaction, which produce longer products that eventually make an insignificant contribution to the total DNA amplified, this amount of product approximately doubles for every amplification step. Therefore 2n [2x300x330/(6x1023)] = 100x10-9 n=38.1 Thus only about 38 cycles of PCR amplification are sufficient to amplify DNA from a single molecule to a quantity that can be readily handled and anlyzed biochemnically. (c) A standard three-electrode cell In general, an electrochemical cell can be considered simply an impedance to a small sinusoidal excitation, hence it is able to represent the system s performance by an equivalent circuit that pass current with the same amplitude and phase angle that the real cell does under a given excitation. A frequently used circuit, called the Randles equivalent circuit, is shown below. The parallel elements are introduced because the total current through the working interface is the sum of distinct contributions from the faradaic process, i f, and double-layer charging, i c. The faradaic impedance is a series combination of the charge transfer resistance, R ct, and the Warburg diffusion element. The charge transfer resistance represents the resistance for the redox molecules in buffer to exchange electrons with the metal electrode. The Warburg diffusion element represents a resistance to mass transfer/diffusion. The Warburg impedance depends on the frequency of the DPC/4.1 4

potential perturbation. At high frequencies, it is small since diffusing reactants (redox molecules in buffer) do not need to move very far. At low frequencies, the reactants have to diffuse further, increasing the Warburgimpedance. It is a constant phase element and appears as a diagonal line with a slop of 45 0 on the Nyquist plot. R S is the solution resistance between the reference electrode and the working electrode. It depends on the ionic concentration, type of ions, temperature and the geometry of the area in which current is carried. The Nyquist diagram of the system is also plotted below. (d) DNA biosensors with EIS measurement is based upon detection of the intrinsic negative charge of the target DNA. Hybridization with the immobilized probe single-stranded DNA causes an increased in the electrostastic barrier for the negatively charged redox molecules Ferricyanide [Fe(CN) 6 ] 3- and Ferrocyanide [Fe(CN) 6 ] 4- to exchange electrons with the Au electrode, resulting in an increase in charge transfer resistance R ct. Probe After hybridizatio n To improve the sensitivity, one can: i) optimize the mixing ratio of the DNA probe and Mercaptohexanol; ii) optimize the measurement buffer ionic strength; iii) use peptide nucleic acid probe (neutral) rather than DNA probe (negatively charged). DPC/4.1 5

Q3 (a) Ferroelectric material is a sub-group of piezoelectric material which exhibits spontaneous polarization, i.e. a net dipole moment with no external electric field applied. The polarization is consisted of electrical dipoles which originate from asymmetric spatial separation of the positive and negative ionic charges in each atomic unit cell. Polarization domain is an area within which the polarization of each unit cell is in the same direction. (b) Ferroelectric material can be incorporated into a FET to replace or as part of its gate dielectric material to form a ferroelectric-fet (F-FET). The difference of the surface charge induced at the interface between the ferroelectric material and the semiconductor channel material for the opposite polarization directions will create a shift in the FET s threshold voltage. Such a shift is non-volatile as it depends only on the direction of which the ferroelectric material is polarized, and it can be used to represent a binary digit of information. Therefore, an F-FET at a given gate voltage can be in the ON or OFF state according to the polarization direction. This can be used as non-destructive readout of the stored data. [10%] (c) WRITE and READ operation in a 1T/1C FRAM cell: WRITE: Set WL to high to switch the transistor to ON state; Set BL to high (low) and CP to low (high) to write 1 (or 0 ). READ: Set WL to high; Set CP to high; Set BL to low and sense the amount of charge flowing out BL as an indication of the original polarisation state, i.e. the stored data (for example: high /low charge indicates 0 / 1 state); (Alternatively, set BL to float and sense BL voltage as a result of charging BL parasitic capacitance.) Write back the information if it has been altered. Q Polarization switched Polarization not switched V c (coercive voltage) V [40%] DPC/4.1 6

(d) The parts of A, B, C, D and E: A B C D E A B C D E Planar structure Stacked structure A: Gate of FET, conductive material/metal (Cu, Al, etc); B: Drain of FET, doped semiconductor material (p- or n-type Si); C: Electrode of ferroelectric capacitor, conductive material/metal (Pt, Ir, etc); D: Ferroelectric material; ferroelectrics, insulating type (PZT, SBT, etc); E: Electrode of ferroelectric capacitor, conductive material/metal (Pt, Ir, etc). A planar structure has the advantage of being simple to fabricate hence low costs and the disadvantage of being large in footprint so that it is difficult to achieve high memory density. The main advantage of stacked structure is that each cell (1T/1C) of a stacked structure occupies a smaller area than that of a planar structure, hence, it is suitable for high density integration. The main disadvantage is that there are more layers/masks used in the case of stacked structure, resulting in a more complicated fabrication process and hence higher cost. [30%] DPC/4.1 7

Q4 (a) GMR effect is the phenomena that the magneto-resistance of a system can normally vary more than 50% in an external magnetic field. It is the result of a significant increase of spin-related scattering of the injected electronics, if their spin direction is anti-parallel rather than parallel to that of the electrons in the system. A GMR unit consists of three basic elements: two metallic FM layers and a non-magnetic layer sandwiched in between. In a metallic FM layer, majority of the spins of the conduction electrons is aligned in the same direction of its magnetisation. As the electrons flow from one FM layer to the other one, they experience different degrees of scattering, depending on the configuration of magnetisation. Such a spin-related scattering, hence the resistance, is maximum/minimum when the directions of magnetisation are parallel/antiparallel in the two FM layers. The non-magnetic layer, known as spacer, is used to ensure the initial magnetisation in the FM layers is anti-parallel. [30%] (b) The magnetisation in the FM layers is anti-parallel when the external magnetic field is zero. The / reaches its maximum value in this situation. As the strength of the external field increases, the magnetisation opposite to the external field is reduced, hence the /. When the magnetisation of the FM layers is nearly parallel, the / approaches its minimum. The maximum / shall increase when the temperature is reduced from room temperature (RT) to 4.2K because of the higher degree anti-parallel alignment at the low temperature. The symmetric behaviour of the / for the positive and negative external magnetic field is due to equivalence of the system when fully magnetised in the opposite directions. R 4.2 DPC/4.1 8

The magneto-resistance MR% is defined as: R(AP) R(P) R MR% 100 (%) (%) R(P) R where R(AP) and R(P) are the resistance at anti-parallel and parallel situations, respectively. Since R(AP) is always larger than R(P), the MR% can be more than 100% if R(AP)>2*R(P). [40%] (c) PSV consists of two FM layers: one soft layer and one hard layer. The direction of magnetisation in the hard layer is more difficult to switch than in the soft layer, and it is used to represents the information stored in the cell while the direction of magnetisation in the soft layer is often used to assist data read-out. The Write is achieved by magnetising the hard layer in the desired direction. To avoid the mis-write due to the half-selection, we need to go through two steps: (a) send a current pulse to the word line, switching the magnetisation nearly half way in all the half-selected cells; (b) send another current pulse of either positive or negative sign to the bit line to finally switch the selected cell to the desired direction. Only the combined field is strong enough to switch the hard layer of the selected cell, while the half-selected cells remain unchanged. [30%] DPC/4.1 9