NOTE: This page is a hierarchical representation of the design. Only the connectors are physical components.

Similar documents
Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Sheet_Symbol_Overspeed. HA_Vel_Feedback Dec_Vel_Feedback. HA_Overspeed_N Dec_Overspeed_N

Institute for Astronomy

HA Axis Parameter TCS1 Simulink Comment Tracking Velocity Average

CD-DET TP5_CS- LCDPWR RFPWR CHPD5 GP05 GP25 RST5 L13 D12 D11 D10 LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS- LCD_MISO LCD5_MOSI LCD5_SCK SD5_CS-

Block Diagram SGTL5000 PG. 3. Power PG. 8. Communication PG.6. I2S Signals PG.7. Analog Inputs PG.4. Analog Outputs PG.5.

HF SuperPacker Pro 100W Amp Version 3

EDP-AM-DIO54 Digital IO Module User Manual. This document contains information on the DIO54 digital IO module for the RS EDP system.

PAGENET88 ZONE PAGING SYSTEM

Desired Part Placement. Max current set to 3A (motor Drive is 2.5A) SCI-DRV8814-MVK Mike Claassen B1 Dawn Ritz 40V. VDC_In GND. Board Test Points TP1

MUSIC. California Institute of Technology. HEMT Power Supply Precision Voltage Source. D. Miller 8/17/2011 REVISION RECORD LTR DATED: C31 5V_ID 10K

8V Title SCHEMATIC, 8V89317EVB REV A. Date: Friday, June 14, Power Supply. XTAL Interface. 12.8MHz TCXO/OCXO LED Status IN1 OUT1

VCC 52 VCC 21 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

:3 2 D e c o de r S ubs ys te m "0 " One "1 " Ze ro "0 " "0 " One I 1 "0 " One "1 " Ze ro "1 " Ze ro "0 " "0 "

REVISION HISTORY DESCRIPTION INITIAL SCHEMATIC AIY REMOVED ANALOG SWITCHES CHANGED FEEDBACK

Channel V/F Converter

Power supply, reset circuit, reference voltage and power indicator. Analogue and digital inputs with options for FET outputs

THAT Corporation. QSC Digital Cinema Monitor DCM-2/DCM-3 Monitor Board

PCAN-MicroMod Evaluation Kit. Test and Development Environment for the PCAN-MicroMod. User Manual

Note Division P1 P2 P3 P4 P5 P6 P7 P8 P1 P2 P3 P4 P5 P6 P7 P8 NOTEDIV1 NOTEDIV2 KEYBOARD_VOLTAGE VCF_IN LFO_IN FILTER_ENVELOPE. Filter.


CD300.

Dual Ultra-Low-Voltage SOT23 µp Supervisors with Manual Reset and Watchdog Timer

Ultra-Low Output Voltage, Low-Quiescent-Current Linear Regulator for High-Temperature Applications

ENGR4300 Fall 2005 Test 3S. Name solution. Section. Question 1 (25 points) Question 2 (25 points) Question 3 (25 points) Question 4 (25 points)

SC125MS. Data Sheet and Instruction Manual. ! Warning! Salem Controls Inc. Stepper Motor Driver. Last Updated 12/14/2004

SC70, 1.6V, Nanopower, Beyond-the-Rails Comparators With/Without Reference

University of British Columbia Physics & Astronomy Department Scuba2 Project 6224 Agricultural Road Vancouver BC V6T 1Z1 Canada

Headers for all pins sorted by pin no. (unpopulated) TSX-1001 Cortex-M0. Oscillator 44MHz

μp Supervisory Circuits

PRIMARE A32 Power Amplifier Service Manual

ECE 2210 Final given: Spring 15 p1

Lab 5 RC Circuits. What You Need To Know: Physics 212 Lab

Current-Limit Switches

JS3 VDDA PTA7/KBD7. Jmp VSSA PTA6/KBD6 PTA5/KBD5 PTA4/KBD4 PTA3/KBD3 PTA2/KBD2 PTA1/KBD1 33 FP-1 PTA0/KBD0 VSSAD PTC3 VDDAD

SCHEMATIC AD9265 CMOS EVALUATION BOARD REV. DRAWING NO. AD9265CE01A REVISIONS DESCRIPTION JUMPER TABLE RELAY CONTROL CHART A A DE N V C L O

THE UNIVERSITY OF NEWCASTLE University Drive Callaghan NSW 2308 Australia

Double Inverted Pendulum (DBIP)

MM74C912 6-Digit BCD Display Controller/Driver

SYMETRIX INC th Avenue West Lynnwood, WA USA REV: DATE:

AS1117M3 or LM1117MPX-ADJ ADJ. C20 0.1uF + C56. + C57 10uF. 10 uf R K 1% R18 GND 10.0K 1%

Spectech. ST400 Scintillation Processor. Operating Manual

with Manual Reset and Watchdog Timer

DRS 61: Incremental encoders, number of lines and zero pulse width freely programmable DRS 60: Incremental Encoders with Zero-Pulse-Teach

THC63LVD1023B / THC63LVD1024 Evaluation Kit

PT5108. High-PSRR 500mA LDO GENERAL DESCRIPTION FEATURES APPLICATIONS TYPICAL APPLICATIONS. Ripple Rejection vs Frequency. Ripple Rejection (db)

INT RST TEMP RANGE PIN- PACKAGE TOP MARK PKG CODE PART. -40 C to +125 C -40 C to +125 C 16 QSOP E16-4 MAX7323AEE+ 16 TQFN-EP* 3mm x 3mm MAX7323ATE+

VCC 21 VCC 52 AVCC PF0(ADC0) 60 PF1(ADC1) 59 PF2(ADC2) 58 PF3(ADC3) 57 PF4(ADC4/TCK) 56 PF5(ADC5/TMS) 55 PF6(ADC6/TDO) 54 PF7(ADC7/TDI) SCL TXD

Lab 5 RC Circuits. What You Need To Know: Physics 212 Lab

with Current-Limiting Switch

FUNCTION. Write/Read RAM: Access to PRAM, CRAM, OFFRAM and Registers Digital Audio Interface - Test pin header. Regulator 1.2V.

C uF T16 VDD T15 TMS TMS MCU_PORT_VDD T14 TDO TDO T13 JCOMP JCOMP PF3 T12 PF3 T11 VDDE3 5.0V PF4 T10 PF4 PJ5 PJ5 PF6 PF6 PF9 PF9 5.0V 5.

Absolute encoders multiturn

Series CCR-39S Multi-Throw DC-12 GHz, SP9T & SP10T Latching Coaxial Switch

April 2004 AS7C3256A

PART MAX1666SEEE MAX1666XEEP UVO V CC REF MAX1666A/V UVA MMA WRN CGI. Maxim Integrated Products 1

GR16. Technical Manual. 10 M SPS, 16-bit Analog Signal Digitizer up to 8MB FIFO

Series CCT-58S Multi-Throw DC 18 GHz, SP7T & SP8T Normally Open Coaxial Switch

PA50 Amplifier Operation and Maintenance Manual

Series CCR-39S Multi-Throw DC-12 GHz, SP7T & SP8T Latching Coaxial Switch

#1 10P/DIL NORTH #3 #3 #3 #3 #3 #3 #3 #3 R198 RES0603 RES0603 DNP DNP DNP RES0603 RES0603 RES SDI_N 3-SDO_N 3-ALERT_N 3-CS_N 3-SCLK_N 3-CONV_N

mith College Computer Science CSC270 Spring 16 Circuits and Systems Lecture Notes Week 3 Dominique Thiébaut

USBF USBF.prj. Title: Section: USBF-01. B Designer: Brian Ashelin Date: COMMUNICATIONS COMMUNICATIONS ADC ADC INPUT VCA 4 PAGE 7 PAGE 1 PAGE 5 PAGE 2

KH600. 1GHz, Differential Input/Output Amplifier. Features. Description. Applications. Typical Application

Revisions. TRK-KEA128 Drawn by: Nov Original Release A. INZUNZA

Ext C1.01uF. Tone 500K-A. Ext C2 470pF. To LTP. C uF LTP. From R30. Tone. Jmp. Stack R18 47K R R38 470K R21 470K. C17 0.1uF J13.

Series CCR-39S Multi-Throw DC-12 GHz, SP9T & SP10T Latching Coaxial Switch

P300. Technical Manual

J400 C UF,50V,20% V-STBY 10.0K,1%,1/4W R63 R61 1M,5%,1/4W V-STBY R K,1%,1/4W AC-OK RY3A R11INT 1 NC NO COM 47K,5%,1/4W R11

74ALVCH bit universal bus transceiver (3-State)

A B C D REVISIONS +3V J39 PHY_INT TXD15 TXPAR PRST AC16 AC21 AD22 AF22 AE22 AF17 AC22 AE16 AE21 AD18 AE7 AD17 AE19 AE20 AF20 AC20 A16 B13 TXD14

Revisions. 2 Notes. 4 FXLC95000CL / MCU Circuit 5 Power and Battery Charger Circuit. KITFXLC95000EVM Drawn by:

Digital logic signals

Digital logic signals

Ref: HLSR 16-PW; HLSR 32-PW; HLSR 40-PW-000; HLSR 50-PW-000,

ICS97U V Wide Range Frequency Clock Driver. Pin Configuration. Block Diagram. Integrated Circuit Systems, Inc. 52-Ball BGA.

Display Units. DD96 Series

DG417/418/419. Precision CMOS Analog Switches. Features Benefits Applications. Description. Functional Block Diagram and Pin Configuration

AN019. A Better Approach of Dealing with Ripple Noise of LDO. Introduction. The influence of inductor effect over LDO

SERIALLY PROGRAMMABLE CLOCK SOURCE. Features

Reference Schematic for LAN9252-HBI-Multiplexed Mode

5.0 V 256 K 16 CMOS SRAM

100K SLQ1 OP2 R207. Future option SLQ2 OP2 R307. Future option

AS1117M3 or LM1117MPX-ADJ REG_VDD ADJ. C20 0.1uF U6. + C57 10uF R K 1% GND 3.92K 1%

5-V Low-Drop Fixed Voltage Regulator TLE 4269

MM74C912 6-Digit BCD Display Controller Driver MM74C917 6-Digit Hex Display Controller Driver

Practical 1 RC Circuits

RC Circuits. Equipment: Capstone with 850 interface, RLC circuit board, 2 voltage sensors (no alligator clips), 3 leads V C = 1

CMOS Comparators. Kyungpook National University. Integrated Systems Lab, Kyungpook National University. Comparators

Realtek Semiconductor Corp. Title RTL8213(M)_FHG_V1.0

DNI TP25 ORG DNI 0.1UF 12V 47UF DNI DNI WHT DGND1 LM1117MP-3.3/NOPB +V_MTR +V DNI OUT1 OUT ADJ DNI 0.1UF R10 10K DGND 47UF DNI DNI EXLVL DGND DGND

DVSA2800D Series HIGH RELIABILITY HYBRID DC-DC CONVERTERS DESCRIPTION FEATURES

74LVC574A Octal D-type flip-flop with 5-volt tolerant inputs/outputs; positive edge-trigger (3-State)

Maxim Integrated Products 1

TIL308, TIL309 NUMERIC DISPLAYS WITH LOGIC

SERVOSTAR S- and CD-Series Regeneration Requirements

MM74C922 MM74C Key Encoder 20-Key Encoder


user's manual nx frequency converters resolver option board opt-bc

3.3 V 16-bit edge-triggered D-type flip-flop with 30 Ω termination resistors; 3-state

Transcription:

NOTES: ISION LOK. Unless otherwise stated: Resistors are mw, % tolerance. apacitors are V, % tolerance.... Port and Net Name scopes for this project are: Port NOT Global (connected via Sheet Symbols) Net Name Local (connected on same page only) o not install (NI).,,,,L,R,R,R,R, R,R,R,R,R,R,R,R, R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R, R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,R,U. J Tailored value. Nominal value shown. Physical Modifications: Wires, cuts, jumps, etc.. J- is a modification. Originally N, but now connected to via wire to J-. +V_IG - EGN J Sheet_Symbol_Encoder S_PG.SHO West_Encoder_UF West_Encoder_In East_Encoder_UF West_Encoder_Rtn North_Encoder_UF East_Encoder_In South_Encoder_UF East_Encoder_Rtn North_Encoder_In North_Encoder_Rtn South_Encoder_In South_Encoder_Rtn East rive+ East rive- West rive+ West rive- South rive+ South rive- North rive+ North rive- J -- VGN PGN East Vel In West Vel In South Vel In North Vel In ec Vel Feedback H Vel Feedback Mtr ntr Err TS Lockout rake En In Watchdog In Reset West urrent East urrent North urrent South urrent ome urrent ome urrent ome urrent Horizon Stop H Stop W H Stop E H Emerg W H Emerg E ec Stop N ec Stop S ec Emerg N ec Emerg S Emerg Stop TOP omentl Software TOP Tel Enable Switch TOP Lm Override Switch HP Stop Spare In System Power Status (_Ref_Gnd) TOP omentl Handpaddle J - -- Via wire to J- Sheet_Symbol_Power_Filter S_PG.SHO +V_SE_Raw +V_SE_Rtn +V_W_Raw +V_W_Rtn +V_IG_Raw +V_IG_Rtn +V_Raw V_Rtn -V_Raw Sheet_Symbol_H_Tach S_PG.SHO East_Tach+ East_Vel_Out East_Tach- West_Vel_Out West_Tach+ East_Tach_Out West_Tach- West_Tach_Out East_Vel_In H_Lab_Select West_Vel_InH_Vel_Feedback South_Tach+ South_Vel_Out South_Tach- North_Vel_Out North_Tach+ South_Tach_Out North_Tach- North_Tach_Out South_Vel_Inec_Lab_Select North_Vel_In ec_vel_feedback Sheet_Symbol_ec_Tach S_PG.SHO West_urrent East_urrent North_urrent South_urrent ome_urrent ome_urrent ome_urrent Sheet_Symbol_Overspeed S_PG.SHO H_Vel_Feedback ec_vel_feedback H_Overspeed_N ec_overspeed_n Sheet_Symbol_Overcurrent S_PG.SH O; S_PG.SH O; S_PG.SHO; S_PG.SHO Sheet_Symbol_Input_uffer S_PG.SHO;S_PG.SHO Mtr_ntr_Err_N TS_Lockout_N rake_release_in Watchdog_In Reset_N Horizon_Stop H_Stop_West H_Stop_East H_Emerg_West H_Emerg_East ec_stop_north ec_stop_south ec_emerg_north ec_emerg_south Emerg_Stop_N West_Overcurrent_N East_Overcurrent_N North_Overcurrent_N South_Overcurrent_N ome_overcurrent_n ome_overcurrent_n ome_overcurrent_n Mtr_ntr_Err_UF_N TS_Lockout_UF_N rake_release_in_uf Reset_UF_N Horizon_Stop_UF_N H_Stop_West_UF_N H_Stop_East_UF_N H_Emerg_West_UF_N H_Emerg_East_UF_N ec_stop_north_uf_n ec_stop_south_uf_n ec_emerg_north_uf_n ec_emerg_south_uf_n Emerg_Stop_UF_N TOP_ome_ntl_Software TOP_ome_ntl_Software_UF TOP_Tel_Enable_Switch TOP_Tel_Enable_Switch_UF TOP_Lm_Override_Switch TOP_Lm_Override_Switch_UF HP_Stop HP_Stop_UF_N SPRE SPRE_UF_N System_Power_Status System_Power_Status_UF_N TOP_ome_ntl_Handpaddle TOP_ome_ntl_Handpaddle_UF Watchdog_In_UF Sheet_Symbol_Spares S_PG.SHO (ontains spare / unused components) Sheet_Symbol_W S_PG.SHO Watchdog_In_UF PL_lk S_lock_W_Err_N Watchdog_Timer_Error_N Sheet_Symbol_PL S_PG.SHO Tel_mp_Enable_&_Therm_Stat Tel_rake_Release_&_mp_Enable_N Red_Tel_rake_Release_&_mp_Enable H_Overspeed_N ome_mp_enable_&_therm_stat ec_overspeed_n ome_mp_enable_n Lab_Select West_Overcurrent_N East_Overcurrent_N North_Overcurrent_N South_Overcurrent_N ome_overcurrent_n ome_overcurrent_n ome_overcurrent_n NOTE: This page is a hierarchical representation of the design. Only the connectors are physical components. H_Overspeed_Latch ec_overspeed_latch Mtr_ntr_Err_UF West_Overcurrent_Latch TS_Lockout_UF_N East_Overcurrent_Latch rake_release_in_uf North_Overcurrent_Latch South_Overcurrent_Latch Reset_UF_N ome_overcurrent_latch Horizon_Stop_UF_N ome_overcurrent_latch H_Stop_West_UF_Nome_Overcurrent_Latch H_Stop_East_UF_N Emerg_Stop_Latch H_Emerg_West_UF_N HP_Stop_Latch H_Emerg_East_UF_N Mtr_ntr_Err_Latch ec_stop_north_uf_n TS_Lockout_Latch ec_stop_south_uf_n H_Stop_W_Latch ec_emerg_north_uf_n H_Stop_E_Latch ec_emerg_south_uf_n H_Emerg_W_Latch Emerg_Stop_UF_N H_Emerg_E_Latch TOP_ome_ntl_Software_UF ec_stop_n_latch TOP_Tel_Enable_Switch_UFec_Stop_S_Latch TOP_Lm_Override_Switch_UF ec_emerg_n_latch HP_Stop_UF_N ec_emerg_s_latch SPRE_UF_N Horizon_Stop_Latch System_Power_Status_UF_N Watchdog_Timer_Latch S_lock_W_Err_Latch ome_mp_enable_&_therm_stat_latch Tel_mp_Enable_&_Therm_Stat_Latch Lab_Switch_Select_Status Spare_Latch OPTO_Rtn PL_lk TOP_ome_ntl_Handpaddle_UF S_lock_W_Err_N TOP_TS_Enable Watchdog_Timer_Error_NTOP_rake_Enable_Out ESRIPTION TE INORP. Y WG # T- Released with final revisions. Sheet_Symbol_Relays S_PG.SHO Tel_mp_Enable_&_Therm_Stat Tel_rake_Release_&_mp_Enable_N Red_Tel_rake_Release_&_mp_Enable Emerg_Stop_N ome_mp_enable_&_therm_stat J ome_mp_enable_n V V rake Enable Relay rake_release_relay East Tach Out Tel mp Tel_mp_En_N Tel mp Ret Tel_mp_Rtn ome mp ome_mp_en_n ome mp Ret ome_mp_rtn West Tach Out South Tach Out East Vel Out West Vel Out South Vel Out North Vel Out H OS Latch ec OS Latch West O Latch East O Latch North O Latch South OS Latch ome O Latch ome O Latch ome O Latch Emerg Stop Latch HP Stop Latch Mtr ntr Err Latch TS Lockout Latch H Stop W Latch H Stop E Latch H Emerg W Latch H Emerg E Latch ec Stop N Latch ec Stop S Latch ec Emerg N Latch ec Emerg S Latch Horizon Stop Latch Watchdog Timer Latch S_lock_W_Err_Latch ome mp Enable & Therm Stat Latch Tel mp Enable & Therm Stat Latch Lab Switch Select Status Spare Latch Out S OPTO Rtn North Tach Out TOP TS Enable TOP rake Enable Out Note: J- is tied to and used as a RTN. -- TITLE TS Safety oard // ENGINEER LST EIT // :: PM E. Warmbier of FILE: Z:\TS\Safety oard Schematics,PL,\Safety oard Protel\Safety oard Rev \S_PG.SHO EW WG # T-

+V_Raw V_Rtn uf uf R. NI L ZJYSR-MPT- m. NI R k L -LTR.mH m V uf V uf R. uf V TP Red TP lack +V S Green R.k hassis PGN TP lack TP lack TP lack TP lack TP lack TP lack TP lack ISION LOK SEE -V_Raw +V R.k N R LMIM-./NOP V mw %. NI N LMIM-./NOP V mw % R.k -V uf uf V uf -_VREF +_VREF L -LTR.mH m V uf R. uf V +V_W_Raw +V_W_Rtn +V_IG_Raw +V_IG_Rtn +V_SE_Raw +V_SE_Rtn TP Red -V R S Green R R.k R R. NI R Note: O NOT overlap input and output planes of filter in layout. This defeats the whole purpose by creating a bypass capacitance. R uf. NI uf uf L mh m R R. NI R L mh m R R. NI L. NI mh m R. NI. NI uf V uf V uf V L -LTR m.mh L -LTR m.mh L -LTR m.mh uf V uf V uf V R. uf V R. uf V R. uf V R k R k R k S Green S Green S Green TP +V_W Red TP lack W TP +V_IG Red TP lack TP +V_SE Red TP lack WG # T- SEGN Power Filtering & References WG # T- of

East_Encoder_In East_Encoder_In R. NI ISION LOK SEE R R East_Encoder_UF East_Encoder_Rtn East_Encoder_Rtn R RS- V U TLP- West_Encoder_In West_Encoder_In R R R West_Encoder_UF West_Encoder_Rtn West_Encoder_Rtn R RS- V U TLP- North_Encoder_In North_Encoder_In R R R North_Encoder_UF Note: US igital orp EQU accepts TTL logic or open collector. It has k pullup to +V. onfigurable via switch for rising/falling edge. North_Encoder_Rtn South_Encoder_In North_Encoder_Rtn South_Encoder_In R R RS- V R U TLP- R South_Encoder_UF WG # T- South_Encoder_Rtn South_Encoder_Rtn R RS- V U TLP- Note: Input signals are RS (differential). +V_IG East_Encoder_In East_Encoder_Rtn West_Encoder_In West_Encoder_Rtn North_Encoder_In North_Encoder_Rtn South_Encoder_In South_Encoder_Rtn R R R R R R R R U OE V OE IN + OUT IN - IN + OUT IN - IN + OUT IN - IN + OUT IN - GN SLSM R R R R.uF R EGN Note: ll XXX_Encoder_In and XXX_Encoder_Rtn pairs should be matched to within mil. ll XXX_Encoder_UF traces should be matched to within mil. xis Incremental Encoder onverters WG # T- of

ISION LOK SEE North_Tach- Note: silkscreen "N-" & "N+" North_Tach+ TP Yellow TP Orange Note: Nominally. mv/(arcsec/s) (arcsec/s)/v.uf R.uF.k R.k RS- V.uF RS- V R ec_lab_select +V -V R.uF U OPU.uF.uF R.k R.k.uF R.k North_Tach_Out U R.k TLP-.uF +V R.k North_Vel_In R k. NI R Note: silkscreen labels. "SUMMIT" N N N N N SW MSS "L" R k pf R k U OPU R R k RS- V RS- V uf.k.uf U OPU R k R k U OPU. NI. NI +_VREF R k R k -_VREF V.W W @ ms R k. NI R k R.k R.k R R k R.uF North_Vel_Out Note: silkscreen "ec Vel" TP ec_vel_feedback U OPU Note:.mV/(arcsec/s) (arcsec/s)/v WG # T- South_Tach- TP Yellow R.k +V R.uF.uF South_Tach_Out South_Vel_In R k R k pf R k RS- V R k R k U OPU V.W W @ ms R.k R.k R.uF South_Vel_Out Note: silkscreen "S-" & "S+" South_Tach+ TP Orange Note: Nominally. mv/(arcsec/s) (arcsec/s)/v.uf R.uF.k RS- V.uF RS- V R -V U OPU.uF.uF R.k R.k.uF. NI R U OPU RS- V ec Tachometer & Servo ommand R k WG # T- of

ISION LOK SEE West_Tach- TP Yellow R.k +V R.uF.uF West_Tach_Out West_Vel_In R k R k pf R k RS- V R k R k U OPU V.W W @ ms R.k R.k R.uF West_Vel_Out Note: silkscreen "W-" & "W+" West_Tach+ Note: Nominally. mv/(arcsec/s) (arcsec/s)/v East_Tach- Note: silkscreen "E-" & "E+" East_Tach+ TP Orange TP Yellow TP Orange Note: Nominally. mv/(arcsec/s) (arcsec/s)/v.uf.uf R.uF.k R.uF.k R.k RS- V RS- V.uF.uF RS- V R H_Lab_Select RS- V -V +V -V U OPU.uF Note: R & R originally. Gain increased due to lower tach gain. (stator on tach replaced) R R.k.k.uF.uF U OPU.uF R.k R.k.uF R.k.uF R.k U R.k TLP- East_Tach_Out R.k.uF.uF +V R.k. NI R Note: silkscreen labels. "SUMMIT" N N N N N SW MSS "L" East_Vel_In. NI R R k R k R k pf U OPU uf U OPU.uF R.k RS- V U OPU R k RS- V RS- V. NI. NI k +_VREF R k R k R k -_VREF R k U OPU R. NI R k V.W W @ ms R R R.k R.k k U OPU R Note: silkscreen "H Vel" TP H_Vel_Feedback Note:.mV/(arcsec/s) (arcsec/s)/v.uf East_Vel_Out WG # T- H Tachometer & Servo ommand R k WG # T- of

+V_IG R.k R.k uf V ec_stop_south_uf_n H_Stop_East_UF_N Emerg_Stop_UF_N South_Overcurrent_N ec_emerg_north_uf_n H_Stop_West_UF_N S_lock_W_Err_N Horizon_Stop_UF_N H_Overspeed_N ome_mp_enable_n North_Overcurrent_N Mtr_ntr_Err_UF East_Overcurrent_N ome_overcurrent_n Watchdog_Timer_Error_N ome_overcurrent_n SPRE_UF_N.uF U TSIT VOLT RST IS THR TRIG V OUT GN Note: lock is about Hz..uF R k Tel_mp_Enable_&_Therm_Stat_Latch Spare_Latch Horizon_Stop_Latch ec_emerg_s_latch ome_mp_enable_&_therm_stat_latch ec_stop_s_latch ec_stop_n_latch S_lock_W_Err_Latch +V_IG J +V_IG TMS TK TO TI N N - Note: JTG signals should be matched to within mil. local_pl_clock UE I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/GK/M- I/O/M- I/O/GK/M- I/O/M- I/O/M- I/O/GK/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- TK TI TMS TO GN GN GN GN GN GN GN GN Note: MOIFITION ut UE pin off completely onnect U E pin pad to R & U-. MHRMTR UF MHRMTR ome_overcurrent_latch ec_emerg_south_uf_n I/O/M- I/O/M- Watchdog_Timer_Latch H_Stop_E_Latch ec_emerg_n_latch H_Stop_W_Latch TS_Lockout_Latch H_Emerg_E_Latch Emerg_Stop_Latch Mtr_ntr_Err_Latch PL_lk TOP_ome_ntl_Software_UF Red_Tel_rake_Release_&_mp_Enable ec_stop_north_uf_n ome_mp_enable_&_therm_stat Tel_mp_Enable_&_Therm_Stat TOP_Tel_Enable_Switch_UF H_Emerg_East_UF_N H_Overspeed_Latch I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/GTS/M- I/O/M- I/O/GSR/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- ome_overcurrent_latch H_Emerg_W_Latch ec_overspeed_latch Tel_rake_Release_&_mp_Enable_N We st_overcurrent_latch East_Overcurrent_Latch South_Overcurrent_Latch ome_overcurrent_latch North_Overcurrent_Latch HP_Stop_Latch I/O/M- I/O/GTS/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- N N N N N N N N VINT VINT VINT VIO VIO VIO VIO I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- I/O/M- N U X-TQG Spare_Resistor R System_Power_Status_UF_N Lab_Switch_Select_Status TOP_Lm_Override_Switch_UF ec_overspeed_n Spare_Latch TOP_TS_Enable lk_from_pl R TOP_rake_Enable_Out rake_release_in_uf +V_IG X-TQ Note: istribute caps evenly among VINT and VIO pins. +V_IG uf +V_IG.uF TS_Lockout_UF_N H_Emerg_West_UF_N HP_Stop_UF_N Reset_UF_N TOP_ome_ntl_Handpaddle_UF West_Overcurrent_N ome_overcurrent_n uf.uf uf.uf uf.uf uf.uf PL & Watchdog ircuits. +V_IG uf.uf R R Note: MOIFITION onnect to UE pin L_Select uf.uf H_Overspeed_Latch ec_overspeed_latch West_Overcurrent_Latch East_Overcurrent_Latch North_Overcurrent_Latch South_Overcurrent_Latch ome_overcurrent_latch ome_overcurrent_latch ome_overcurrent_latch Emerg_Stop_Latch HP_Stop_Latch Mtr_ntr_Err_Latch TS_Lockout_Latch H_Stop_W_Latch H_Stop_E_Latch H_Emerg_W_Latch H_Emerg_E_Latch ec_stop_n_latch ec_stop_s_latch ec_emerg_n_latch ec_emerg_s_latch Horizon_Stop_Latch Watchdog_Timer_Latch S_lock_W_Err_Latch ome_mp_enable_&_therm_stat_latch Tel_mp_Enable_&_Therm_Stat_Latch Lab_Switch_Select_Status Spare_Latch Spare_Latch TOP_TS_Enable TOP_rake_Enable_Out ISION LOK SEE U +V_IG MTR OE V OE.uF Y Y H_Overspeed_Latch Y ec_overspeed_latch Y West_Overcurrent_Latch Y East_Overcurrent_Latch Y North_Overcurrent_Latch Y South_Overcurrent_Latch Y ome_overcurrent_latch GN U MTR OE V OE GN Y Y Y Y Y Y Y Y U MTR OE V OE GN Y Y Y Y Y Y Y Y U MTR OE V OE GN Y Y Y Y Y Y Y Y WG # +V_IG.uF +V_IG ome_overcurrent_latch ome_overcurrent_latch Emerg_Stop_Latch HP_Stop_Latch Mtr_ntr_Err_Latch TS_Lockout_Latch H_Stop_W_Latch H_Stop_E_Latch.uF +V_IG Note: Output buffers used mainly for off board output signals. H_Emerg_W_Latch H_Emerg_E_Latch ec_stop_n_latch ec_stop_s_latch ec_emerg_n_latch ec_emerg_s_latch Horizon_Stop_Latch Watchdog_Timer_Latch TOP_TS_Enable TOP_rake_Enable_Out T-.uF S_lock_W_Err_Latch ome_mp_enable_&_therm_stat_latch Tel_mp_Enable_&_Therm_Stat_Latch Lab_Switch_Select_Status Spare_Latch. NI R R OPTO_Rtn Note: Spare_Latch is used as a RTN for opto modules. It is not used as an error output. of WG # T-

ISION LOK SEE. NI +V_W R R R R R W.uF R R U MXS+ P RST V T ST TOL RST GN RST R.uF. NI R W W R R. NI R k R W U TLP- +V_IG +V_IG R k SW TLFQG PL_lk +V_IG S R k U MHRMTR Green Note: links at ~Hz. W W W U TLP- R R uf.uf U MHRMTR S_lock_W_Err_N. NI +V_W R R R R R W.uF R R U MXS+ P RST V T ST TOL RST GN RST R.uF. NI R W W R R. NI R k R W U TLP- R k SW TLFQG Watchdog_In_UF U MHRMTR +V_IG S R k Green Note: links at ~Hz. WG # T- W W +V_IG R W U TLP- R uf U Watchdog_Timer_Error_N MHRMTR Note: The ohm jumpers make it possible to use another watchdog I. For example, a PI F microcontroller could be programmed as a watchdog I. Watchdog ircuits WG # T- of

ISION LOK SEE Note: "" = telescope amps are on. "" = telescope amps commanded off or thermal shutdown. UE (N this with the enable line to determine "" state) Tel_mp_Enable_&_Therm_Stat Tel_rake_Release_&_mp_Enable_N +V_IG MHRMTR R R.k +V_IG +V_IG R Q MMT R R uf U TLP- U TLP- R R. NI Tel_mp_En_N Note: amplifier enables with k pullup to +V. (total current = m).w W @ ms V Referenced to. Tel_mp_Rtn Note: tied to amp rtn through thermal switches. Red_Tel_rake_Release_&_mp_Enable R.k R Q MMT N U PSEL-- V S N.W W @ ms V V Note: rives another relay. (rive current is ~m) TP lack Emerg_Stop_N Note: Emerg_Stop_N is connected directly to the push button switch via cables. R SEGN N U PSEL-- V S N.W W @ ms V rake_release_relay Note: Zeners and relays are redundant to prevent single point failure. (from Safety oard perspective) Referenced to V Rtn. VGN WG # T- Note: "" = dome amps are on. "" = dome amps commanded off or thermal shutdown. (N this with the enable line to determine "" state) ome_mp_enable_&_therm_stat UF MHRMTR +V_IG R R uf U TLP- R R. NI ome_mp_en_n Note: amplifier enables with k pullup to +V. (total current = m) ome_mp_enable_n +V_IG R R.k +V_IG Q MMT R U TLP-.W W @ ms V Referenced to. ome_mp_rtn Note: tied to amp rtn through thermal switches. Relays - rake, Telescope mp, ome mps WG # T- of

+V_SE +V_IG +V_IG +V_SE +V_IG ISION LOK SEE Horizon_Stop R k +V_SE U TLP- R R uf +V_IG.uF U MHRMTR Horizon_Stop_UF_N ec_stop_south R k +V_SE U TLP- R R uf +V_IG U MHRMTR ec_stop_south_uf_n H_Stop_West R k +V_SE U TLP- R R uf +V_IG H_Stop_West_UF_N U MHRMTR ec_emerg_north R k +V_SE U TLP- R R uf +V_IG U MHRMTR ec_emerg_north_uf_n H_Stop_East H_Emerg_West R k +V_SE R k +V_SE U TLP- U TLP- R R R uf +V_IG uf +V_IG R UE MHRMTR U MHRMTR H_Stop_East_UF_N H_Emerg_West_UF_N ec_emerg_south HP_Stop R k +V_SE R k +V_SE U TLP- U TLP- R R R uf +V_IG R uf +V_IG +V_IG UF MHRMTR.uF U MHRMTR ec_emerg_south_uf_n HP_Stop_UF_N Note: ll switches on this page are normally closed to GN. When switch opens, this means the limit has been activated. WG # T- H_Emerg_East ec_stop_north R k +V_SE R k U TLP- U TLP- R R R uf +V_IG R uf +V_IG U MHRMTR.uF U MHRMTR H_Emerg_East_UF_N ec_stop_north_uf_n SPRE System_Power_Status Limit Switches R k +V_SE R k U TLP- U TLP- R R R uf +V_IG R uf U MHRMTR UE MHRMTR SPRE_UF_N System Power Status is the exception on this page. Note: n external optocoupler & transistor is connected to the input signal. Same logic as other circuits. Input pulled low means system power is off. Output: =system power on, =system power off System_Power_Status_UF_N WG # T- of

Note: +V = normal, OK open = emergency stop. Emerg_Stop_N R k SEGN U TLP- R +V_IG R uf +V_IG Emerg_Stop_UF_N U MHRMTR Parallel Port Inputs Note: Parallel Port drive is.m @.V (which equates to approximately Vs=V and Rs=k) R Mtr_ntr_Err_N k Note: urrently Not Implemented PGN U TLP- +V_IG R R uf +V_IG ISION LOK SEE +V_IG.uF Mtr_ntr_Err_UF_N U Note: urrently Not Implemented MHRMTR Note: +V = software open = NOT selected TOP_ome_ntl_Software R k SEGN U TLP- R R uf +V_IG U MHRMTR TOP_ome_ntl_Software_UF R TS_Lockout_N k Note: urrently Not Implemented PGN U TLP- R R uf +V_IG U MHRMTR TS_Lockout_UF_N Note: +V = enabled open = disabled TOP_Tel_Enable_Switch Note: +V = override open = O NOT override TOP_Lm_Override_Switch R k SEGN R k SEGN U TLP- U TLP- R R R uf +V_IG +V_IG R uf U MHRMTR +V_IG UF MHRMTR TOP_Tel_Enable_Switch_UF TOP_Lm_Override_Switch_UF Note: +V = rakes released V = rakes active R rake_release_in k PGN R Watchdog_In k PGN U TLP- U TLP- R R +V_IG R uf R uf +V_IG U MHRMTR U MHRMTR rake_release_in_uf Watchdog_In_UF WG # T- Note: +V = Hand Paddle controls dome open = NOT handpaddle R TOP_ome_ntl_Handpaddle k SEGN U TLP- R R uf.uf U MHRMTR TOP_ome_ntl_Handpaddle_UF Reset_N R k PGN U TLP- R R uf Reset_UF_N UE MHRMTR Limit Switches & Parallel Port WG # T- of

+V +V ISION LOK SEE Silkscreen: "urrents " ome_urrent Note: Signal is. /V (. mv/) TP. R.k R uf R. NI R I U OPU Silkscreen: "UF UR " +_VREF -_VREF TP trip point is -.V R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. R.k U LMRG R Note: LM omparators pulldown to -V. +V U LMRG R.k U TLP- R +V_IG R uf Silkscreen: "O " TP U ome_overcurrent_n MHRMTR R k Silkscreen: "urrents " ome_urrent Note: Signal is. /V (. mv/) TP R R.k. uf R. NI R I U OPU Silkscreen: "UF UR " +_VREF -_VREF TP +V trip point is -.V R R.k.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. U LMRG +V R +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R +V_IG R uf Silkscreen: "O " TP ome_overcurrent_n U MHRMTR WG # T- R k ome Overcurrent WG # T- of

+V +V ISION LOK SEE ome_urrent Note: Signal is. /V (. mv/) Silkscreen: "urrents " TP R. R.k uf R. NI +V -V R U OPU Silkscreen: "UF UR ".uf.uf I +_VREF -_VREF TP trip point is -.V R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. R.k U LMRG R +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R +V_IG WG # T- R uf +V_IG.uF Silkscreen: "O " TP ome_overcurrent_n U MHRMTR R k ome Overcurrent WG # T- of

+V ISION LOK SEE H_Vel_Feedback Note:.mV/(arcsec/s) (arcsec/s)/v. R k R uf R. NI R H U OPU Silkscreen: "UF VEL H" +_VREF -_VREF TP trip point is -.V R.k R U LMRG k Note: Positive going trip point is.v. R.k U LMRG R Note: LM omparators pulldown to -V. +V U LMRG R.k U TLP- R +V_IG R uf Silkscreen: "OS H" TP U H_Overspeed_N MHRMTR R k ec_vel_feedback Note:.mV/(arcsec/s) (arcsec/s)/v. R k R uf R. NI +V -V R.uF +_VREF -_VREF.uF TP E U OPU Silkscreen: "UF VEL E" +V trip point is -.V R.k R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. U LMRG +V R +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R +V_IG R uf Silkscreen: "OS E" TP U MHRMTR ec_overspeed_n WG # T- R k H & ec Overspeed WG # T- of

+V +V ISION LOK SEE East_urrent Note: Signal is. /V (. mv/) Silkscreen: "URRENTS E" TP. R R k uf R. NI R IE U OPU Silkscreen: "UF UR E" +_VREF -_VREF TP trip point is -.V R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. R.k U LMRG R Note: LM omparators pulldown to -V. +V U LMRG R.k U TLP- R +V_IG R uf Silkscreen: "O E TP UF East_Overcurrent_N MHRMTR R k West_urrent Note: Signal is. /V (. mv/) Silkscreen: "URRENTS W" TP. R R k uf R. NI R IW U OPU Silkscreen: "UF UR W" +_VREF -_VREF TP trip point is -.V R.k R.k R U LMRG k Note: Positive going trip point is.v. U LMRG +V R +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R +V_IG R uf Silkscreen: "O W" UF MHRMTR TP West_Overcurrent_N WG # T- R k East & West Overcurrent WG # T- of

+V +V ISION LOK SEE North_urrent Note: Signal is. /V (. mv/) Silkscreen: "URRENTS N" TP R. R k uf R. NI R IN U OPU Silkscreen: "UF UR N" +_VREF -_VREF TP trip point is -.V R.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. R.k U LMRG R Note: LM omparators pulldown to -V. +V U LMRG R.k U TLP- R +V_IG R uf Silkscreen: "O N" TP UE MHRMTR North_Overcurrent_N R k South_urrent Note: Signal is. /V (. mv/) Silkscreen: "URRENTS S" TP. R R k uf R. NI +V -V R.uF +_VREF -_VREF.uF TP IS U OPU Silkscreen: "UF UR S" +V trip point is -.V R R.k.k -V.uF U LMRG R k.uf Note: Positive going trip point is.v. U LMRG +V R +V U LMRG Note: LM omparators pulldown to -V. R.k U TLP- R +V_IG R uf U MHRMTR Silkscreen: "O S" TP South_Overcurrent_N WG # T- R k North & South Overcurrent WG # T- of

T- of WG # ISION LOK SEE T- WG # TLP- U TLP- U TLP- U OPU U R R R OPU U R R R OPU U R R R MHRMTR U MHRMTR UE MHRMTR UF LMRG U -_VREF R R +V_IG +V_IG +V_IG Spare / Unused Multipart ircuits R R R LMRG U.uF -V.uF +V LMRG U +_VREF LMRG U +_VREF LMRG U R +_VREF R. NI R +V