EE 435. Lecture 38. DAC Design Current Steering DACs Charge Redistribution DACs ADC Design

Similar documents
Nyquist-Rate D/A Converters. D/A Converter Basics.

EE 330 Lecture 31. Current Source Biasing Current Sources and Mirrors

EE 505 Lecture 11. Statistical Circuit Modeling. R-string Example Offset Voltages

PARALLEL DIGITAL-ANALOG CONVERTERS

EE 505 Lecture 10. Statistical Circuit Modeling

EE 435. Lecture 36. Quantization Noise ENOB Absolute and Relative Accuracy DAC Design. The String DAC

EE 505 Lecture 8. Clock Jitter Statistical Circuit Modeling

Edited By : Engr. Muhammad Muizz bin Mohd Nawawi

Lecture 340 Characterization of DACs and Current Scaling DACs (5/1/10) Page 340-1

EE247 Lecture 16. Serial Charge Redistribution DAC

Lecture 10, ATIK. Data converters 3

EXTENDING THE RESOLUTION OF PARALLEL DIGITAL-ANALOG CONVERTERS

EE100Su08 Lecture #9 (July 16 th 2008)

EE 435 Lecture 44. Switched-Capacitor Amplifiers Other Integrated Filters

A novel Capacitor Array based Digital to Analog Converter

D/A Converters. D/A Examples

ir. Georgi Radulov 1, dr. ir. Patrick Quinn 2, dr. ir. Hans Hegt 1, prof. dr. ir. Arthur van Roermund 1 Eindhoven University of Technology Xilinx

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

Nyquist-Rate A/D Converters

EE 505 Lecture 7. Spectral Performance of Data Converters - Time Quantization - Amplitude Quantization Clock Jitter Statistical Circuit Modeling

As light level increases, resistance decreases. As temperature increases, resistance decreases. Voltage across capacitor increases with time LDR

Chapter Overview. Memory Classification. Memory Architectures. The Memory Core. Periphery. Reliability. Memory

At point G V = = = = = = RB B B. IN RB f

EE 505. Lecture 13. String DACs

EE 330 Lecture 31. Basic Amplifier Analysis High-Gain Amplifiers Current Source Biasing (just introduction)

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) State any two Boolean laws. (Any 2 laws 1 mark each)

Digital to Analog Converters I

CMOS Cross Section. EECS240 Spring Today s Lecture. Dimensions. CMOS Process. Devices. Lecture 2: CMOS Technology and Passive Devices

8-bit 50ksps ULV SAR ADC

EE 330 Lecture 33. Cascaded Amplifiers High-Gain Amplifiers Current Source Biasing

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

Analog and Telecommunication Electronics

EE 505. Lecture 27. ADC Design Pipeline

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

Lecture 25. Semiconductor Memories. Issues in Memory

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

EE 505 Lecture 10. Statistical Circuit Modeling

EE 505 Lecture 9. Statistical Circuit Modeling

CMOS Digital Integrated Circuits Lec 13 Semiconductor Memories

Digital Circuits, Binary Numbering, and Logic Gates Cornerstone Electronics Technology and Robotics II

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

EE141-Fall 2011 Digital Integrated Circuits

Advanced Current Mirrors and Opamps

EE 435. Lecture 3 Spring Design Space Exploration --with applications to single-stage amplifier design

Lecture 7 Circuit Delay, Area and Power

! Memory. " RAM Memory. ! Cell size accounts for most of memory array size. ! 6T SRAM Cell. " Used in most commercial chips

E40M. Binary Numbers. M. Horowitz, J. Plummer, R. Howe 1

Successive Approximation ADCs

[1] (b) Fig. 1.1 shows a circuit consisting of a resistor and a capacitor of capacitance 4.5 μf. Fig. 1.1

Bipolar Junction Transistor (BJT) - Introduction

VI. Transistor amplifiers: Biasing and Small Signal Model

Semiconductor Memories

DAC10* PRODUCT PAGE QUICK LINKS Last Content Update: 02/23/2017

Pass-Transistor Logic

Behavioral Model of Split Capacitor Array DAC for Use in SAR ADC Design

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

BEHAVIORAL MODEL OF SPLIT CAPACITOR ARRAY DAC FOR USE IN SAR ADC DESIGN

Semiconductor memories

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Design of Analog Integrated Circuits

CARNEGIE MELLON UNIVERSITY DEPARTMENT OF ELECTRICAL AND COMPUTER ENGINEERING DIGITAL INTEGRATED CIRCUITS FALL 2002

Extremely small differential non-linearity in a DMOS capacitor based cyclic ADC for CMOS image sensors

SOME USEFUL NETWORK THEOREMS

Midterm 1 Announcements

Chapter 2 Switched-Capacitor Circuits

LECTURE 28. Analyzing digital computation at a very low level! The Latch Pipelined Datapath Control Signals Concept of State

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

EE 230 Lecture 20. Nonlinear Op Amp Applications. The Comparator Nonlinear Analysis Methods

The influence of parasitic capacitors on SAR ADC characteristics

AP Physics C. Electric Circuits III.C

Digital Integrated Circuits A Design Perspective

Dynamic operation 20

4.5 (A4.3) - TEMPERATURE INDEPENDENT BIASING (BANDGAP)

Summary Last Lecture

In this lecture, we will consider how to analyse an electrical circuit by applying KVL and KCL. As a result, we can predict the voltages and currents

EE 466/586 VLSI Design. Partha Pande School of EECS Washington State University

SPS Presents: A Cosmic Lunch!

EE C245 ME C218 Introduction to MEMS Design

! Charge Leakage/Charge Sharing. " Domino Logic Design Considerations. ! Logic Comparisons. ! Memory. " Classification. " ROM Memories.

Analog and Telecommunication Electronics

EE141Microelettronica. CMOS Logic

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

SEMICONDUCTOR MEMORIES

Circuits Practice Websheet 18.1

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

EE 435. Lecture 22. Offset Voltages

Research Article Linearity Analysis on a Series-Split Capacitor Array for High-Speed SAR ADCs

Mark Redekopp, All rights reserved. Lecture 1 Slides. Intro Number Systems Logic Functions

Designing Information Devices and Systems II Fall 2017 Miki Lustig and Michel Maharbiz Homework 1. This homework is due September 5, 2017, at 11:59AM.

CMOS Inverter. Performance Scaling

EE C245 ME C218 Introduction to MEMS Design Fall 2011

EE 435. Lecture 26. Data Converters. Differential Nonlinearity Spectral Performance

Sample-and-Holds David Johns and Ken Martin University of Toronto

ELEN 610 Data Converters

M. C. Escher: Waterfall. 18/9/2015 [tsl425 1/29]

EE 435. Lecture 2: Basic Op Amp Design. - Single Stage Low Gain Op Amps

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

Transcription:

EE 435 Lecture 38 DAC Design Current Steering DACs Charge edistribution DACs ADC Design

eview from last lecture Current Steering DACs X N Binary to Thermometer ndecoder (all ON) S S N- S N V EF F nherently nsensitive to Nonlinearities in Switches and esistors Smaller ON resistance and less phase-shift from clock edges Termed bottom plate switching Thermometer coded

eview from last lecture Current Steering DACs T-gate Binary to Thermometer ndecoder (all ON) S S S N N V EF F CELL k β = = CELL CELL + CELL+kF F k Transistor mplementation of Switches f VOUTFS VEF CELL = NF 0.5 < β

eview from last lecture Current Steering DACs V EF X N n S S S 3 3 n- S n n F Binary-Weighted esistor Arrays Need for decoder eliminated! DNL may be a major problem NL performance about same as thermometer coded if same unit resistors used Sizing and layout of switches is critical Observe thermometer coding and binary weighted both offer some major advantages and some major limitations

eview from last lecture Current Steering DACs V EF n X N S S 3 S 3 4 S 4 5 S 5 6 S 6 7 N S 7 F Binary-Weighted esistor Arrays Actual layout of resistors is very important

eview from last lecture Another - DAC b 4 b 4 b 3 b3 b b b b V EF

Another - DAC F b 4 b 3 b b V SS

Another - DAC F b 4 b 3 b b b 4 b 3 b b V SS

Current Steering DAC n Binary to Thermometer Decoder (all ON) d k ON d d N- F OUT =k OUT Switch impedance of little concern

Current Steering DAC n- F X N n b n b n- b OUT =k OUT

Current Steering DAC X MSB n Binary to Thermometer Thermometer Coded Array X LSB n Binary Coded Array F OUT

Current Steering DAC n Binary to Thermometer Decoder (all ON) # k d d d N- F OUT =k OUT V DD

Current Steering DAC V DD n Binary to Thermometer Decoder (all ON) # k d d d N- F OUT =k OUT V DD C P

Current Steering DAC n Binary to Thermometer Decoder (all ON) # k d d d N- F OUT =k OUT V DD M Cascode Current Source (Mirror) V YY M Differential Amplifier (Analog) M 3 M 4

Current Steering DAC V DD V YY M M n Binary to Thermometer Decoder (all ON) # k d d d N- F M 3 M 4 OUT =k OUT V DD V YY M M C P M 3 M 4 C P

V DD Current Steering DAC V YY M M C P n Binary to Thermometer Decoder (all ON) # k d d OUT =k d N- OUT F M 3 M 4 C P D T D D D V M M V T T V d V EB V EB

Current Steering DAC with Supply ndependent Biasing V DD V EF X X X d0 d0 d d dn dn A N= n B f transistors on top row are all matched, X =V EF / Thermometer coded structure (requires binary to thermometer decoder) A V EF N i0 Provides Differential Output Currents d i

Current Steering DAC with Supply ndependent Biasing V DD V EF X X X X d0 d0 d d dn dn V A A N= n B V B X f transistors on top row are all matched, X =V EF / V V d N A A EF i i0 Provides Differential Output Voltages

Current Current Steering DAC with Supply ndependent Biasing V DD V EF W W W n- W X X n- X d0 d0 d d dn dn A X B f transistors on top row are binary weighted A V d n EF i ni i0 Provides Differential Output Currents

Matching is Critical in all DAC Considered V DD V DD b k b k V EF V EF S cn S cn S S S ck S ck Obtaining adequate matching remains one of the major challenges facing the designer!

Dynamic Current Source Matching k EF k C C C C Ck Ck C C C Correct charge is stored on C to make all currents equal to EF Does not require matching of transistors or capacitors equires refreshing to keep charge on C Form of self-calibration Calibrates current sources one at a time Current source unavailable for use while calibrating Can be directly used in DACs (thermometer of binary coded) Often termed Current Copier or Current eplication circuit

Dynamic Current Source Matching EXT k EXT k k EF CEXT CEXT C C C C Ck Ck C C C C Extra current source can be added to facilitate background calibration

End of Lecture 38