Japan. Keywords: wet etching, nanoscale region, dhf (dilute hydrofluoric acid solution), electric double layer, solid-liquid interface

Similar documents
Evaluation of the plasmaless gaseous etching process

Novel Photo Resist Stripping for Single Wafer Process

Evaluation of plasma strip induced substrate damage Keping Han 1, S. Luo 1, O. Escorcia 1, Carlo Waldfried 1 and Ivan Berry 1, a

Study of static electricity in wafer cleaning process M. Wada 1a, T. Sueto 1b, H. Takahashi 1c, N. Hayashi 1d, and A. Eitoku 1e

Self Formation of Porous Silicon Structure: Primary Microscopic Mechanism of Pore Separation

LECTURE 5 SUMMARY OF KEY IDEAS

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Fall Exam 1

Equipment Innovation Team, Memory Fab. Center, Samsung Electronics Co. Ltd. San#16, Banwol, Taean, Hwansung, Kyungki, , Republic of Korea

Infrared Absorption Measurement of Carbon Concentration Down to 1x10 14 /cm 3 In CZ Silicon

Tilted ion implantation as a cost-efficient sublithographic

SCALING OF THE ADHESION BETWEEN PARTICLES AND SURFACES FROM MICRON-SCALE TO THE NANOMETER SCALE FOR PHOTOMASK CLEANING APPLICATIONS

Removal of Cu Impurities on a Si Substrate by Using (H 2 O 2 +HF) and (UV/O 3 +HF)

Supporting Information

Structural and Thermal Characterization of Polymorphic Er 2 Si 2 O 7 Asghari Maqsood

CHAPTER 6: Etching. Chapter 6 1

Wet and Dry Etching. Theory

Etching: Basic Terminology

Kinetic Monte Carlo simulation of semiconductor quantum dot growth

Oxidation of hydrogenated crystalline silicon as an alternative approach for ultrathin SiO 2 growth

Chemistry, Max-von-Laue-Str. 7, D Frankfurt, Germany. F Bernin Crolles Cedex France

Quantum Mechanical Simulation for Ultra-thin High-k Gate Dielectrics Metal Oxide Semiconductor Field Effect Transistors

SPCC Department of Bio-Nano Technology and 2 Materials Science and Chemical Engineering, Hanyang University, Ansan, 15588, Republic of Korea.

Lecture 150 Basic IC Processes (10/10/01) Page ECE Analog Integrated Circuits and Systems P.E. Allen

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. Professor Ali Javey. Spring 2009.

Surface atoms/molecules of a material act as an interface to its surrounding environment;

Advanced Texturing of Si Nanostructures on Low Lifetime Si Wafer

Dainippon Screen Mfg. Co., Ltd , Takamiya, Hikone, Shiga , Japan. IMEC vzw, Kapeldreef 75, B-3001 Leuven, Belgium

Introduction to Photolithography

EE C247B / ME C218 INTRODUCTION TO MEMS DESIGN SPRING 2016 C. NGUYEN PROBLEM SET #4

Ellipsometric spectroscopy studies of compaction and decompaction of Si-SiO 2 systems

Research and Development of Parylene Thin-Film Deposition and Application for Water-Proofing

Lecture 18: Microfluidic MEMS, Applications

Simulation and Optimization of an In-plane Thermal Conductivity Measurement Structure for Silicon Nanostructures

DEPOSITION OF THIN TiO 2 FILMS BY DC MAGNETRON SPUTTERING METHOD

Hybrid Wafer Level Bonding for 3D IC

1. Narrative Overview Questions

Self-assembled nanostructures for antireflection optical coatings

RESEARCH ON BENZENE VAPOR DETECTION USING POROUS SILICON

Self-study problems and questions Processing and Device Technology, FFF110/FYSD13

Dielectric Characteristics of Polyimides Modified by Additions of C 60 -Fullerene

Etching Issues - Anisotropy. Dry Etching. Dry Etching Overview. Etching Issues - Selectivity

Two-Temperature EPR Measurements of Multi-Walled Carbon Nanotubes. Paweł Szroeder, Franciszek Rozpłoch and Waldemar Marciniak

Atomic Level Analysis of SiC Devices Using Numerical Simulation

E SC 412 Nanotechnology: Materials, Infrastructure, and Safety Wook Jun Nam

EE 143 MICROFABRICATION TECHNOLOGY FALL 2014 C. Nguyen PROBLEM SET #7. Due: Friday, Oct. 24, 2014, 8:00 a.m. in the EE 143 homework box near 140 Cory

There's Plenty of Room at the Bottom

Low Frequency Noise in MoS 2 Negative Capacitance Field-effect Transistor

Effect of HF and Plasma Treated Glass Surface on Vapor Phase-Polymerized Poly(3,4-ethylenedioxythiophene) Thin Film : Part II

CVD-3 LFSIN SiN x Process

(a) (b) Supplementary Figure 1. (a) (b) (a) Supplementary Figure 2. (a) (b) (c) (d) (e)

Supplementary Information

Supporting information. Gate-optimized thermoelectric power factor in ultrathin WSe2 single crystals

EE C245 ME C218 Introduction to MEMS Design Fall 2007

THREE-DIMENSIONAL SIMULATION OF THERMAL OXIDATION AND THE INFLUENCE OF STRESS

Jahresbericht 2003 der Arbeitsgruppe Experimentalphysik Prof. Dr. Michael Farle

Fast Bonding of Substrates for the Formation of Microfluidic Channels at Room Temperature

Chapter 10. Nanometrology. Oxford University Press All rights reserved.

Friction Drive Simulation of a SAW Motor with Slider Surface Texture Variation

V. Electrostatics Lecture 24: Diffuse Charge in Electrolytes

Supplementary Figure 2 Photoluminescence in 1L- (black line) and 7L-MoS 2 (red line) of the Figure 1B with illuminated wavelength of 543 nm.

In Situ and Real-Time Metrology during Cleaning, Rinsing, and Drying of Microand Nano-Structures

Electrophoretic Light Scattering Overview

Fundamentals of Nanoelectronics: Basic Concepts

IV. Transport Phenomena. Lecture 23: Ion Concentration Polarization

Fabrication of Al 2 O 3 /Al structure by nitric acid oxidation at room temperature

EE 527 MICROFABRICATION. Lecture 24 Tai-Chang Chen University of Washington

Nanosphere Lithography

Lecture 3 Charged interfaces

Integrating MEMS Electro-Static Driven Micro-Probe and Laser Doppler Vibrometer for Non-Contact Vibration Mode SPM System Design

Nanostructure Fabrication Using Selective Growth on Nanosize Patterns Drawn by a Scanning Probe Microscope

SUPPLEMENTARY INFORMATION

Module17: Intermolecular Force between Surfaces and Particles. Lecture 23: Intermolecular Force between Surfaces and Particles

Novel Bonding Technology for Hermetically Sealed Silicon Micropackage

The effect of the chamber wall on fluorocarbonassisted atomic layer etching of SiO 2 using cyclic Ar/C 4 F 8 plasma

Charging Kinetics of Micropores in Supercapacitors

Electrophoretic Deposition. - process in which particles, suspended in a liquid medium, migrate in an electric field and deposit on an electrode

A Low-Noise Solid-State Nanopore Platform Based on a Highly Insulating Substrate

Kavli Workshop for Journalists. June 13th, CNF Cleanroom Activities

Temperature Dependent Current-voltage Characteristics of P- type Crystalline Silicon Solar Cells Fabricated Using Screenprinting

Organization of silica spherical particles into different shapes on silicon substrates

UNIT 3. By: Ajay Kumar Gautam Asst. Prof. Dev Bhoomi Institute of Technology & Engineering, Dehradun

Electrical Characterization of PiN Diodes with p + layer Selectively Grown by VLS Transport

Potential changes of the cross section for rectangular microchannel with different aspect ratios

Section 12: Intro to Devices

A Compound Semiconductor Process Simulator and its

Electro-Thermal Transport in Silicon and Carbon Nanotube Devices E. Pop, D. Mann, J. Rowlette, K. Goodson and H. Dai

Comprehensive Understanding of Carrier Mobility in MOSFETs with Oxynitrides and Ultrathin Gate Oxides

CH676 Physical Chemistry: Principles and Applications. CH676 Physical Chemistry: Principles and Applications

Fabrication and Characterization of Al/Al2O3/p-Si MOS Capacitors

Scaling up Chemical Vapor Deposition Graphene to 300 mm Si substrates

nmos IC Design Report Module: EEE 112

CVD-3 SIO-HU SiO 2 Process

Supplemental Information for

UNIVERSITY OF CALIFORNIA. College of Engineering. Department of Electrical Engineering and Computer Sciences. Professor Ali Javey.

Thermo-Mechanical Analysis of a Multi-Layer MEMS Membrane

Lecture 7 Oxidation. Chapter 7 Wolf and Tauber. ECE611 / CHE611 Electronic Materials Processing Fall John Labram 1/82

DISTRIBUTION OF POTENTIAL BARRIER HEIGHT LOCAL VALUES AT Al-SiO 2 AND Si-SiO 2 INTERFACES OF THE METAL-OXIDE-SEMICONDUCTOR (MOS) STRUCTURES

MICROMECHANICAL TEMPERATURE SENSOR

Sensors and Metrology. Outline

V BI. H. Föll: kiel.de/matwis/amat/semi_en/kap_2/backbone/r2_2_4.html. different electrochemical potentials (i.e.

Transcription:

Solid State Phenomena Online: 24926 ISSN: 6629779, Vol. 29, pp 58 doi:.428/www.scientific.net/ssp.29.5 25 Trans Tech Publications, Switzerland Impact of electrostatic effects on wet etching phenomenon in nanoscale region Atsushi Okuyama,a, Suguru Saito,b, Yoshiya Hagimoto 2,c, Kenji Nishi 3,d, Ayuta Suzuki 4,e, Takayuki Toshima 3,f and Hayato Iwamoto 2,g Sony Semiconductor Corporation, 4 Haramizu, Kikuyomachi, Kikuchigun, Kumamoto, 8692 Japan 2 Sony Corporation, 44 Asahicho, Atsugishi, Kanagawa, 2434 Japan 3 Tokyo Electron Kyushu Limited, Fukuhara, Koshishi, Kumamoto, 8696 Japan 4 Tokyo Electron Limited, 53 Akasaka Minatoku, Tokyo, 76325 Japan a Atsushi.Okuyama@jp.sony.com, b Suguru.Saito@jp.sony.com, c Yoshiya.Hagimoto@jp.sony.com, d kenji.nishi@tel.com, e ayuta.suzuki@tel.com, f takayuki.toshima@tel.com, g Hayato.Iwamoto@jp.sony.co.jp Keywords: wet etching, nanoscale region, dhf (dilute hydrofluoric acid solution), electric double layer, solidliquid interface Introduction The microminiaturization of semiconductor devices has made it necessary to control the wet etching process on the nanometer order. It is therefore extremely important to understand wet etching reactions in the nanoscale region of solidliquid interfaces, in order to assist in optimizing process conditions to satisfy the severe demand for semiconductor devices. Simulations performed to analyze the behavior of liquid molecules in the nanoscale region have been reported [], but there have been few reports of detailed experimental results. We here report detailed experimental results on the wet etching behavior of SiO 2 film in the nanoscale region between Si materials. Wet etching in nanoscale region Experimental procedure. A thermal silicon dioxide (thickness: 5,, 2 nm) film and a polycrystalline silicon film were formed on a Si substrate. The mask pattern of the polycrystalline silicon film was made by photolithography and dry etching on each sample. These samples were etched with dilute hydrofluoric acid solution (dhf,.5 wt%) at room temperature using a single wafer etching system. Then, the etching amount in the nanoscale region was measured using a scanning electron microscope (SEM) (Figure ). Figure : Measurement point of etching amount on SEM image. Results and discussion. Figure 2 (a) shows the etching rate dependence on SiO 2 thickness in the nanoscale region. Figure 2 (b) shows the relationship between the etching rate of bulk SiO 2 and that of SiO 2 in the nanoscale region for each SiO 2 film thickness (5,, 2 nm); the latter rate decreases as the film thickness decreases, and at 5 nm thickness becomes less than half the bulk SiO 2 rate. This is one possible reason that the replacement performance of the etching solution in the nanoscale region becomes worse. However, it is incompatible with the fact that the etching rate does not decrease with an increased etching amount. All rights reserved. No part of contents of this paper may be reproduced or transmitted in any form or by any means without the written permission of Trans Tech Publications, www.ttp.net. (ID: 3.23.36.75, Pennsylvania State University, University Park, USA5/3/6,4:34:29)

Etching amount in nanoscale region (nm) Etching rate in nanoscale region (nm/min) 6 Ultra Clean Processing of Semiconductor Surfaces XII 2 8 5nm nm 2nm 3.5 3 2.5 Etching rate of bulk SiO 2 6 2.5 4 2.5 2 4 6 8 2 5 5 2 25 Etching amount of bulk SiO 2 (nm) Film thickness of SiO 2 (nm) (a) (b) Figure 2: Etching rate in nanoscale region. Another possible reason is that the electric potential of the wall near the SiO 2 film affects the etching rate. It is known that an electric double layer that does not satisfy electroneutrality is formed in the interfacial layer between a solid and a liquid. This is because the layer has insufficient ions with the same polarity as the solid surface zeta potential. The thickness of the electric double layer is expressed as λ D = (εε k B T/2C bulk N A z 2 e 2 ), () whereεis the dielectric constant of the liquid,ε is the dielectric constant in a vacuum, k B is Boltzmann s constant, T is the absolute temperature, C bulk is the bulk ion concentration, N A is Avogadro s constant, z is the ion valence, and e is elementary electric charge [2]. It is known that Si in a dhf solution, which is acidic, has negative electric potential [3], and that it has the same electric potential as HF 2, which is the etchant for the SiO 2. Therefore, the etchant is insufficient for use in an electric double layer (Figure 3). Figure 3: Schematic of electric double layer. Numerical simulation Simulation model. The finite element method was used to perform twodimensional numerical analysis. Figure 4 shows the simulation model. The dhf density ranges of.5 wt% and 2.5 wt% and the SiO 2 film thickness ranges from.56 nm. Considering the chemical species HF, HF 2, H, and F, we use the following formulas to calculate chemical equilibrium, where K and K 2 are equilibrium constants at 25 degrees Celsius [4]. HF H F, K = [H ][F ]/[HF] =.3 3 [mol/l] (2) HF 2 HF F, K 2 = [HF][F ]/[HF 2 ] =.4 [mol/l] (3) The chemical species transportation in the standstill solution, which is considered an electric field, is expressed by the diffusion equation for steady as

Y Position [nm] Y position[nm] Solid State Phenomena Vol. 29 7, (4) where c i is the concentration [mol/m 3 ], D i is the diffusion coefficient [m 2 /s], z i is the valence of ions, μ i is the mobility [s mol/kg], F is Faraday s constant [C/mol], and V is the electric potential [V]. The electric potential is expressed by Poisson s equation as, (5) whereρis the charge density [C/m 3 ],ε is the dielectric constant in a vacuum [F/m], andε r is the dielectric constant. A 2 mv electric potential was set on the Si and polysi surfaces as a boundary condition, and a mv electric potential and the bulk chemical density were set in the border of the upper domain. Figure 4: Simulation model. Electric potential distribution. Figure 5 and 6 show the calculation results of the electric potential distribution and the schematics of the electric double layer in the nanoscale region (Figure 5: SiO 2 = nm, Figure 6: SiO 2 =5 nm). Electric potential decreases under the influence of an electric double layer near the Si surface. The portion of the nanoscale region the electric double layer occupies increases so that SiO 2 becomes thin. 5 nm 25 2 5 5 5 Electric potential[mv] nm Figure 5: Electric potential distribution (SiO 2 : nm). PolySi Si 5 45 4 35 3 25 2 5 5 5nm 25 2 5 5 5 Electric potential[mv] 5nm PolySi Si Figure 6: Distribution of electric potential (SiO 2 : 5 nm).

Concentration of HF 2 in nanoscale region /Concentration of HF 2 in bulk 8 Ultra Clean Processing of Semiconductor Surfaces XII Comparison of simulation results for etchant concentration and experimental results for etching rate The electric double layer thickness changes with ion concentration as shown in equation (). We simulated the dependency of the mean etchant concentration in the nanoscale region on dhf concentration and SiO 2 film thickness. Figure 7 shows the results; the concentration decreases as the SiO 2 film becomes thinner. This tendency is weak when the dhf density is high because a high dhf density causes the electric double layer to become thinner. We also conducted an experiment on the dependency of the etching rate in the nanoscale region on dhf concentration and SiO 2 film thickness. Figure 8 shows the results; the same tendency as that for the simulated mean etchant concentration is observed. These results lead us to consider that the decrease in the etching rate in the nanoscale region is caused by the decrease in the etchant density due to the electrical influence from the wall..9.8.7.6.5.4.5% dhf 2.5% dhf 2 3 4 5 6 Film thickness of SiO2 (nm) Etching rate in nanoscale region /Etching rate of bulk SiO 2.9.8.7.6.5.4.5% dhf 2.5% dhf 2 3 4 5 6 Film thickness of SiO2 (nm) Figure 7: Etchant concentration (Simulation). Figure 8: Etching rate (Experiment). Summary We performed experiments on wet etching behavior in the nanoscale region between Si materials. It was found that under certain conditions the etching rate decreases so that the etched region becomes small, and it was assumed that this was due to the influence of an electric double layer formed in the vicinity of the solidliquid interface. We simulated the electric potential distribution and confirmed that the electric potential near the Si changed. Furthermore, calculated results for the mean etchant density and experimental results for the etching rate in the nanoscale region showed similar tendencies in terms of dependence on SiO 2 film thickness and dhf density. These results strongly support the hypothesis that electrical influence from the wall causes a decline in the etching rate in the nanoscale region. References [] S. Kosaka, G. Kikugawa, T. Nakano, and T. Ohara: International Forum on Heat Transfer, 2269. [2] P. Pungetmongkol, R. Hatsuki, and T.Yamamoto: The 7th International Conference on SolidState Sensors, Actuators and Microsystems & Eurosensors XXVII, 2326, 23. [3] M. Itano, T. Kezuka, M. Ishii, T. Unemoto, M. Kubo, and T. Ohmi: J Electrochem Soc 42, 97978, 995. [4] R. E. Mesmer, et al., Fluoride Complexes of Beryllium(2) in Aqueous Media, Inorg. Chem., Vol.8, No.3, 969.

Ultra Clean Processing of Semiconductor Surfaces XII.428/www.scientific.net/SSP.29 Impact of Electrostatic Effects on Wet Etching Phenomenon in Nanoscale Region.428/www.scientific.net/SSP.29.5