74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

Similar documents
74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

74HC365; 74HCT365. Hex buffer/line driver; 3-state

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

74HC253; 74HCT253. Dual 4-input multiplexer; 3-state

74HC368; 74HCT368. Hex buffer/line driver; 3-state; inverting

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

74HC280; 74HCT bit odd/even parity generator/checker

74HC30-Q100; 74HCT30-Q100

74HC03-Q100; 74HCT03-Q100

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

The 74LV08 provides a quad 2-input AND function.

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

The 74LV08 provides a quad 2-input AND function.

74HC153-Q100; 74HCT153-Q100

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

Dual buffer/line driver; 3-state

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

Octal buffer/line driver; 3-state

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74HC151-Q100; 74HCT151-Q100

2-input EXCLUSIVE-OR gate

3-to-8 line decoder, demultiplexer with address latches

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC107; 74HCT107. Dual JK flip-flop with reset; negative-edge trigger

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

Dual buffer/line driver; 3-state

74AHC2G126; 74AHCT2G126

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

74HC2G08-Q100; 74HCT2G08-Q100

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

The 74LV32 provides a quad 2-input OR function.

74HC08-Q100; 74HCT08-Q100

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

4-bit magnitude comparator

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

7-stage binary ripple counter

74AHC1G00; 74AHCT1G00

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74LVC1G125-Q100. Bus buffer/line driver; 3-state

74HC238; 74HCT to-8 line decoder/demultiplexer

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74LVC1G02 provides the single 2-input NOR function.

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

74HC107-Q100; 74HCT107-Q100

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74HC132; 74HCT132. Quad 2-input NAND Schmitt trigger

74HC32-Q100; 74HCT32-Q100

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

Bus buffer/line driver; 3-state

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

74HC1G125; 74HCT1G125

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

The 74AXP1G04 is a single inverting buffer.

Low-power dual Schmitt trigger inverter

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

Octal buffer/line driver with 5 V tolerant inputs/outputs; 3-state

74HC390; 74HCT General description. 2. Features and benefits. Dual decade ripple counter

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

74AHC30-Q100; 74AHCT30-Q100

74HC2G125; 74HCT2G125

74AHC541-Q100; 74AHCT541-Q100

NXP 74HC_HCT1G00 2-input NAND gate datasheet

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

HEF40175B. 1. General description. 2. Features and benefits. 3. Applications. 4. Ordering information. Quad D-type flip-flop

74HC08; 74HCT08. Temperature range Name Description Version. -40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.

74HC132-Q100; 74HCT132-Q100

Hex inverter with open-drain outputs

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

The 74AUP2G34 provides two low-power, low-voltage buffers.

74AHC2G241; 74AHCT2G241

74LVC125A. 1. General description. 2. Features and benefits. Quad buffer/line driver with 5 V tolerant input/outputs; 3-state

74AHC1G125; 74AHCT1G125

Single supply translating buffer/line driver; 3-state

74AVC16374-Q General description. 2. Features and benefits. 16-bit edge triggered D-type flip-flop; 3.6 V tolerant; 3-state

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC4514; 74HCT to-16 line decoder/demultiplexer with input latches

74HC109-Q100; 74HCT109-Q100

The 74ABT125 high-performance BiCMOS device combines low static and dynamic power dissipation with high speed and high output drive.

The 74LVC10A provides three 3-input NAND functions.

Transcription:

Rev. 3 21 January 2013 Product data sheet 1. General description 2. Features and benefits 3. Ordering information The is an 8-bit inverting buffer/line driver with 3-state outputs. The device features two output enables (OE1 and OE2). HIGH on OEn causes the outputs to assume a high-impedance OFF-state. Inputs include clamp diodes. This enables the use of current limiting resistors to interface inputs to voltages in excess of V CC. Inverting outputs Complies with JEDEC standard no. 7 Input levels: For 74HC540: CMOS level For 74HCT540: TTL level ESD protection: HBM JESD22-114F exceeds 2000 V MM JESD22-115- exceeds 200 V Multiple package options Specified from 40 C to +85 C and from 40 C to +125 C Table 1. Ordering information Type number Package Temperature range Name Description Version 74HC540N 40 C to+125c DIP20 plastic dual in-line package; 20 leads (300 mil) SOT146-1 74HCT540N 74HC540D 40 C to +125 C SO20 plastic small outline package; 20 leads; SOT163-1 74HCT540D 74HC540DB 74HCT540DB 40 C to+125c SSOP20 body width 7.5 mm plastic shrink small outline package; 20 leads; body width 5.3 mm SOT339-1

4. Functional diagram Fig 1. Logic symbol Fig 2. IEC logic symbol Product data sheet Rev. 3 21 January 2013 2 of 18

Fig 3. Functional diagram Product data sheet Rev. 3 21 January 2013 3 of 18

Fig 4. Logic diagram Product data sheet Rev. 3 21 January 2013 4 of 18

5. Pinning information 5.1 Pinning Fig 5. Pin configuration DIP20, SO20 and SSOP20 5.2 Pin description Table 2. Pin description Symbol Pin Description OE1 1 output enable input (active LOW) 0 to 7 2, 3, 4, 5, 6, 7, 8, 9 data input GND 10 ground (0 V) Y0 to Y7 18, 17, 16, 15, 14, 13, 12, 11 data output OE2 19 output enable input (active LOW) V CC 20 supply voltage 6. Functional description Table 3. Functional table [1] Control Input Output OE1 OE2 n Yn L L L H L L H L X H X Z H X X Z [1] H = HIGH voltage level; L = LOW voltage level; X = don t care; Z = high-impedance OFF-state. Product data sheet Rev. 3 21 January 2013 5 of 18

7. Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7 V I IK input clamping current V I < 0.5 V or V I >V CC +0.5 V [1] - 20 m I OK output clamping current V O < 0.5 V or V O >V CC +0.5V [1] - 20 m I O output current 0.5 V < V O < V CC +0.5V - 35 m I CC supply current - 70 m I GND ground current 70 - m T stg storage temperature 65 +150 C P tot total power dissipation [2] DIP20-750 mw SO20, SSOP20-500 mw [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] For DIP20 packages: above 70 C the value of P tot derates linearly with 12 mw/k. For SO20 packages: above 70 C the value of P tot derates linearly with 8 mw/k. For SSOP20 packages: above 60 C the value of P tot derates linearly with 5.5 mw/k. 8. Recommended operating conditions Table 5. Recommended operating conditions Voltages are referenced to GND (ground = 0 V) Symbol Parameter Conditions 74HC540 74HCT540 Unit Min Typ Max Min Typ Max V CC supply voltage 2.0 5.0 6.0 4.5 5.0 5.5 V V I input voltage 0 - V CC 0 - V CC V V O output voltage 0 - V CC 0 - V CC V T amb ambient temperature 40 +25 +125 40 +25 +125 C t/v input transition rise and fall rate V CC = 2.0 V - - 625 - - - ns/v V CC = 4.5 V - 1.67 139-1.67 139 ns/v V CC = 6.0 V - - 83 - - - ns/v Product data sheet Rev. 3 21 January 2013 6 of 18

9. Static characteristics Table 6. Static characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions T amb = 25 C T amb = 40 C to +85 C T amb = 40 C to +125 C Unit Min Typ Max Min Max Min Max 74HC540 V IH HIGH-level V CC = 2.0 V 1.5 1.2-1.5-1.5 - V input voltage V CC = 4.5 V 3.15 2.4-3.15-3.15 - V V CC = 6.0 V 4.2 3.2-4.2-4.2 - V V IL LOW-level V CC = 2.0 V - 0.8 0.5-0.5-0.5 V input voltage V CC = 4.5 V - 2.1 1.35-1.35-1.35 V V CC = 6.0 V - 2.8 1.8-1.8-1.8 V V OH HIGH-level output voltage V I =V IH or V IL I O = 20 ; V CC = 2.0 V 1.9 2.0-1.9-1.9 - V I O = 20 ; V CC = 4.5 V 4.4 4.5-4.4-4.4 - V I O = 20 ; V CC = 6.0 V 5.9 6.0-5.9-5.9 - V I O = 6.0 m; V CC = 4.5 V 3.98 4.32-3.84-3.7 - V I O = 7.8 m; V CC = 6.0 V 5.48 5.81-5.34-5.2 - V V OL LOW-level output voltage V I =V IH or V IL I O = 20 ; V CC = 2.0 V - 0 0.1-0.1-0.1 V I O = 20 ; V CC = 4.5 V - 0 0.1-0.1-0.1 V I O = 20 ; V CC = 6.0 V - 0 0.1-0.1-0.1 V I O = 6.0 m; V CC = 4.5 V - 0.15 0.26-0.33-0.4 V I O = 7.8 m; V CC = 6.0 V - 0.16 0.26-0.33-0.4 V I I input leakage V I = V CC or GND; V CC =6.0V - - 0.1-1.0-1.0 current I OZ OFF-state per input pin; V I =V IH or V IL ; - 0.5-5.0-10 - output current V O =V CC or GND; other inputs at V CC or GND; V CC =6.0V; I O =0 I CC supply current V I = V CC or GND; I O =0; - - 8.0-80 - 160 V CC =6.0V C I input capacitance - 3.5 - - - - - pf 74HCT540 V IH HIGH-level V CC = 4.5 V to 5.5 V 2.0 1.6-2.0-2.0 - V input voltage V IL LOW-level V CC = 4.5 V to 5.5 V - 1.2 0.8-0.8-0.8 V input voltage V OH HIGH-level output voltage V I =V IH or V IL ; V CC = 4.5 V I O = 20 4.4 4.5-4.4-4.4 - V I O = 6.0 m 3.98 4.32-3.84-3.7 - V Product data sheet Rev. 3 21 January 2013 7 of 18

Table 6. Static characteristics continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions T amb = 25 C T amb = 40 C T amb = 40 C Unit to +85 C to +125 C Min Typ Max Min Max Min Max V OL LOW-level V I =V IH or V IL ; V CC = 4.5 V output voltage I O = 20 ; - 0 0.1-0.1-0.1 V I O = 6.0 m; - 0.16 0.26-0.33-0.4 V V I = V CC or GND; V CC =5.5V - - 0.1-1.0-1.0 I I I OZ input leakage current OFF-state output current per input pin; V I =V IH or V IL ; V O =V CC or GND; other inputs at V CC or GND; V CC =5.5V; I O =0 I CC supply current V I =V CC or GND; I O = 0 ; V CC =5.5V I CC C I additional supply current input capacitance 10. Dynamic characteristics - - 0.5-5.0-10 - - 8.0-80 - 160 per input pin; I O =0; V I =V CC 2.1 V; other inputs at V CC or GND; V CC = 4.5 V to 5.5 V n input - 140 504-630 - 686 OE1 input - 150 540-675 - 735 OE2 input - 100 360-450 - 490-3.5 - - - - - pf Table 7. Dynamic characteristics GND = 0 V; C L = 50 pf; for test circuit see Figure 8. Symbol Parameter Conditions T amb = 25 C T amb = 40 C to +125 C Unit Min Typ Max Max (85 C) Max (125 C) 74HC540 t pd propagation delay n to Yn; see Figure 6 [1] V CC = 2.0 V - 30 100 125 150 ns V CC = 4.5 V - 11 20 25 30 ns V CC = 5.0 V; C L =15pF - 9 - - - ns V CC = 6.0 V - 9 17 21 26 ns t en enable time OEn to Yn; see Figure 7 [1] V CC = 2.0 V - 52 160 200 240 ns V CC = 4.5 V - 19 32 40 48 ns V CC = 6.0 V - 15 27 34 41 ns t dis disable time OEn to Yn; see Figure 7 [1] V CC = 2.0 V - 61 160 200 240 ns V CC = 4.5 V - 22 32 40 48 ns V CC = 6.0 V - 18 27 34 41 ns Product data sheet Rev. 3 21 January 2013 8 of 18

Table 7. Dynamic characteristics GND = 0 V; C L = 50 pf; for test circuit see Figure 8. Symbol Parameter Conditions T amb = 25 C T amb = 40 C to +125 C Unit Min Typ Max Max (85 C) Max (125 C) t t transition time see Figure 6 [2] V CC = 2.0 V - 14 60 75 90 ns V CC = 4.5 V - 5 12 15 18 ns V CC = 6.0 V - 4 10 13 15 ns C PD power dissipation capacitance per package; V I =GNDtoV CC [3] - 39 - - - pf 74HCT540 t pd propagation delay n to Yn; see Figure 6 [1] V CC = 4.5 V - 13 24 30 36 ns V CC = 5.0 V; C L =15pF - 11 - - - ns t en enable time OEn to Yn; see Figure 7 [1] V CC = 4.5 V - 22 35 44 53 ns t dis disable time OEn to Yn; see Figure 7 [1] V CC = 4.5 V - 23 35 44 53 ns t t transition time V CC = 4.5 V; see Figure 6 [2] - 5 12 15 18 ns C PD power dissipation capacitance per package; V I =GNDtoV CC 1.5 V [3] - 44 - - - pf [1] t pd is the same as t PLH and t PHL. t en is the same as t PZL and t PZH. t dis is the same as t PLZ and t PHZ. [2] t t is the same as t THL and t TLH. [3] C PD is used to determine the dynamic power dissipation (P D in W): P D =C PD V CC 2 f i N+ (C L V CC 2 f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; (C L V 2 CC f o ) = sum of outputs. Product data sheet Rev. 3 21 January 2013 9 of 18

11. Waveforms Fig 6. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. Input to output propagation delays Fig 7. Measurement points are given in Table 8. V OL and V OH are typical voltage output levels that occur with the output load. 3-state enable and disable times Table 8. Measurement points Type Input Output V M V M V X V Y 74HC540 0.5V CC 0.5V CC 0.1V CC 0.9V CC 74HCT540 1.3 V 1.3 V 0.1V CC 0.9V CC Product data sheet Rev. 3 21 January 2013 10 of 18

V I negative pulse 0 V 90 % V M 10 % t W V M t f t r t r t f V I positive pulse 0 V 10 % 90 % V M t W V M V CC V CC G VI DUT VO RL S1 open RT CL 001aad983 Fig 8. Test data is given in Table 9. Definitions test circuit: R T = Termination resistance should be equal to output impedance Z o of the pulse generator C L = Load capacitance including jig and probe capacitance R L = Load resistance S1 = Test selection switch Test circuit for measuring switching times Table 9. Test data Type Input Load S1 position V I t r, t f C L R L t PHL, t PLH t PZH, t PHZ t PZL, t PLZ 74HC540 V CC 6ns 15pF, 50 pf 1k open GND V CC 74HCT540 3 V 6 ns 15 pf, 50 pf 1 k open GND V CC Product data sheet Rev. 3 21 January 2013 11 of 18

12. Package outline DIP20: plastic dual in-line package; 20 leads (300 mil) SOT146-1 D M E seating plane 2 L 1 Z 20 e b b 1 11 w M c (e ) 1 M H pin 1 index E 1 10 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 1 2 (1) (1) min. max. b b 1 c D E e e 1 L M E M H 4.2 0.51 3.2 0.17 0.02 0.13 1.73 1.30 0.068 0.051 0.53 0.38 0.021 0.015 0.36 0.23 0.014 0.009 26.92 26.54 1.060 1.045 6.40 6.22 0.25 0.24 2.54 7.62 0.1 0.3 3.60 3.05 0.14 0.12 8.25 7.80 0.32 0.31 10.0 8.3 0.39 0.33 w 0.254 0.01 (1) Z max. 2 0.078 Note 1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT146-1 MS-001 SC-603 99-12-27 03-02-13 Fig 9. Package outline SOT146-1 (DIP20) Product data sheet Rev. 3 21 January 2013 12 of 18

SO20: plastic small outline package; 20 leads; body width 7.5 mm SOT163-1 D E X c y H E v M Z 20 11 Q 2 1 ( ) 3 pin 1 index L p L θ 1 e b p 10 w M detail X 0 5 10 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 2.65 0.1 1 2 3 b p c D (1) E (1) e H (1) E L L p Q v w y Z 0.3 0.1 0.012 0.004 2.45 2.25 0.096 0.089 0.25 0.01 0.49 0.36 0.019 0.014 0.32 0.23 0.013 0.009 13.0 12.6 0.51 0.49 7.6 7.4 0.30 0.29 1.27 10.65 10.00 0.419 0.394 Note 1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included. 0.05 1.4 0.055 1.1 0.4 0.043 0.016 1.1 1.0 0.043 0.039 0.25 0.25 0.1 0.01 0.01 0.004 θ 0.9 0.4 o 8 o 0.035 0 0.016 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT163-1 075E04 MS-013 99-12-27 03-02-19 Fig 10. Package outline SOT163-1 (SO20) Product data sheet Rev. 3 21 January 2013 13 of 18

SSOP20: plastic shrink small outline package; 20 leads; body width 5.3 mm SOT339-1 D E X c y H E v M Z 20 11 Q pin 1 index 2 1 ( ) 3 θ L p L 1 10 detail X e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 2 3 b p c D (1) E (1) e H E L L p Q v w y Z (1) max. 0.21 1.80 0.38 0.20 7.4 5.4 7.9 1.03 0.9 0.9 mm 2 0.25 0.65 1.25 0.2 0.13 0.1 0.05 1.65 0.25 0.09 7.0 5.2 7.6 0.63 0.7 0.5 θ o 8 o 0 Note 1. Plastic or metal protrusions of 0.2 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT339-1 MO-150 EUROPEN PROJECTION ISSUE DTE 99-12-27 03-02-19 Fig 11. Package outline SOT339-1 (SSOP20) Product data sheet Rev. 3 21 January 2013 14 of 18

13. bbreviations Table 10. cronym CMOS DUT ESD HBM LSTTL MM bbreviations Description Complementary Metal-Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Low-power Schottky Transistor-Transistor Logic Machine Model 14. Revision history Table 11. Revision history Document ID Release date Data sheet status Change notice Supersedes 74HC_HCT540 v.3 20130121 Product data sheet - 74HC_HCT540_CNV v.2 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. 74HC_HCT540_CNV v.2 19970905 Product specification - - Product data sheet Rev. 3 21 January 2013 15 of 18

15. Legal information 15.1 Data sheet status Document status [1][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 15.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. Product specification The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet. 15.3 Disclaimers Limited warranty and liability Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors. In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer s sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer s applications and products planned, as well as for the planned application and use of customer s third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products. NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer s applications or products, or the application or use by customer s third party customer(s). Customer is responsible for doing all necessary testing for the customer s applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer s third party customer(s). NXP does not accept any liability in this respect. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device. Terms and conditions of commercial sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer s general terms and conditions with regard to the purchase of NXP Semiconductors products by customer. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Product data sheet Rev. 3 21 January 2013 16 of 18

Export control This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities. Non-automotive qualified products Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications. In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors specifications such use shall be solely at customer s own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors standard warranty and NXP Semiconductors product specifications. 15.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 16. Contact information For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Product data sheet Rev. 3 21 January 2013 17 of 18

17. Contents 1 General description...................... 1 2 Features and benefits.................... 1 3 Ordering information..................... 1 4 Functional diagram...................... 2 5 Pinning information...................... 5 5.1 Pinning............................... 5 5.2 Pin description......................... 5 6 Functional description................... 5 7 Limiting values.......................... 6 8 Recommended operating conditions........ 6 9 Static characteristics..................... 7 10 Dynamic characteristics.................. 8 11 Waveforms............................ 10 12 Package outline........................ 12 13 bbreviations.......................... 15 14 Revision history........................ 15 15 Legal information....................... 16 15.1 Data sheet status...................... 16 15.2 Definitions............................ 16 15.3 Disclaimers........................... 16 15.4 Trademarks........................... 17 16 Contact information..................... 17 17 Contents.............................. 18 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. NXP B.V. 2013. ll rights reserved. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 21 January 2013 Document identifier: 74HC_HCT540