Advanced Topics In Solid State Devices EE290B. Will a New Milli-Volt Switch Replace the Transistor for Digital Applications?

Similar documents
Directions for simulation of beyond-cmos devices. Dmitri Nikonov, George Bourianoff, Mark Stettler

Spintronics. Seminar report SUBMITTED TO: SUBMITTED BY:

Scaling of MOS Circuits. 4. International Technology Roadmap for Semiconductors (ITRS) 6. Scaling factors for device parameters

Center for Spintronic Materials, Interfaces, and Novel Architectures. Voltage Controlled Antiferromagnetics and Future Spin Memory

Digital Integrated Circuits A Design Perspective

Paper Review. Special Topics in Optical Engineering II (15/1) Minkyu Kim. IEEE Journal of Quantum Electronics, Feb 1985

Semiconductor memories

Administrative Stuff

Semiconductor Memories

3/10/2013. Lecture #1. How small is Nano? (A movie) What is Nanotechnology? What is Nanoelectronics? What are Emerging Devices?

Developing Quantum Logic Gates: Spin-Resonance-Transistors

Single Electron Transistor (SET)

EE141- Fall 2002 Lecture 27. Memory EE141. Announcements. We finished all the labs No homework this week Projects are due next Tuesday 9am EE141

Challenges for Materials to Support Emerging Research Devices

Nanoelectronics. Topics

Digital Integrated Circuits A Design Perspective. Semiconductor. Memories. Memories

Sub-Boltzmann Transistors with Piezoelectric Gate Barriers

Advanced Flash and Nano-Floating Gate Memories

Design Considerations for Integrated Semiconductor Control Electronics for a Large-scale Solid State Quantum Processor

Lecture 25. Semiconductor Memories. Issues in Memory

Lecture 6 NEW TYPES OF MEMORY

EE 5344 Introduction to MEMS CHAPTER 5 Radiation Sensors

CS 152 Computer Architecture and Engineering

Influence of exchange bias on magnetic losses in CoFeB/MgO/CoFeB tunnel junctions

Device Models (PN Diode, MOSFET )

The Future of CMOS. David Pulfrey. CHRONOLOGY of the FET. Lecture Lilienfeld s patent (BG FET) 1965 Commercialization (Fairchild)

Perpendicular MTJ stack development for STT MRAM on Endura PVD platform

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

single-electron electron tunneling (SET)

Moores Law for DRAM. 2x increase in capacity every 18 months 2006: 4GB

Spin injection. concept and technology

EE410 vs. Advanced CMOS Structures

MTJ-Based Nonvolatile Logic-in-Memory Architecture and Its Application

ECE 497 JS Lecture - 12 Device Technologies

Chapter 3 Basics Semiconductor Devices and Processing

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

A Review of Spintronics based Data Storage. M.Tech Student Professor

University of Toronto. Final Exam

GMU, ECE 680 Physical VLSI Design 1

12. Memories / Bipolar transistors

Tunnel Diodes (Esaki Diode)

Classification of Solids

Device Models (PN Diode, MOSFET )

Solid State Device Fundamentals

Lecture 15: Scaling & Economics

Low Power VLSI Circuits and Systems Prof. Ajit Pal Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

SEMICONDUCTOR MEMORIES

Advanced Lab Course. Tunneling Magneto Resistance

Multiple Gate CMOS and Beyond

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

A final review session will be offered on Thursday, May 10 from 10AM to 12noon in 521 Cory (the Hogan Room).

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

MRAM: Device Basics and Emerging Technologies

MOSFET: Introduction

MOS Transistor I-V Characteristics and Parasitics

Lecture 14: Electrical Noise

Examination paper for TFY4185 Measurement Technique/ Måleteknikk

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Author : Fabrice BERNARD-GRANGER September 18 th, 2014

Semiconductor Memories

Long Channel MOS Transistors

From Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology

Switched-Capacitor Circuits David Johns and Ken Martin University of Toronto

Magnetic core memory (1951) cm 2 ( bit)

Carbon Nanotubes in Interconnect Applications

Application II: The Ballistic Field-E ect Transistor

Electronic transport in low dimensional systems

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Fermi Level Pinning at Electrical Metal Contacts. of Monolayer Molybdenum Dichalcogenides

A Perpendicular Spin Torque Switching based MRAM for the 28 nm Technology Node

Hw 6 and 7 Graded and available Project Phase 2 Graded Project Phase 3 Launch Today

Single Electron Devices and Circuits

Topics. Dynamic CMOS Sequential Design Memory and Control. John A. Chandy Dept. of Electrical and Computer Engineering University of Connecticut

CMOS Inverter (static view)

Switching circuits: basics and switching speed

EN2912C: Future Directions in Computing Lecture 08: Overview of Near-Term Emerging Computing Technologies

Preview from Notesale.co.uk Page 4 of 35

ECE 342 Electronic Circuits. 3. MOS Transistors

Tunnel-FET: bridging the gap between prediction and experiment through calibration

Components Research, TMG Intel Corporation *QinetiQ. Contact:

N-Channel Enhancement-Mode Vertical DMOS FET

FACULTY OF ENGINEERING ALEXANDRIA UNVERSITY. Solid State lab. Instructors Dr. M. Ismail El-Banna Dr. Mohamed A. El-Shimy TA Noha Hanafy

Lecture 23. Dealing with Interconnect. Impact of Interconnect Parasitics

Chapter 1 Electronic and Photonic Materials - DMS. Diluted Magnetic Semiconductor (DMS)

Physics of Semiconductors

ECE-342 Test 2 Solutions, Nov 4, :00-8:00pm, Closed Book (one page of notes allowed)

Chapter 13 Small-Signal Modeling and Linear Amplification

Terahertz sensing and imaging based on carbon nanotubes:

Semiconductor Memory Classification

Fig. 1 CMOS Transistor Circuits (a) Inverter Out = NOT In, (b) NOR-gate C = NOT (A or B)

A Universal Memory Model for Design Exploration. Ketul Sutaria, Chi-Chao Wang, Yu (Kevin) Cao School of ECEE, ASU

Lecture 3: Heterostructures, Quasielectric Fields, and Quantum Structures

The Devices. Jan M. Rabaey

Device 3D. 3D Device Simulator. Nano Scale Devices. Fin FET

EE241 - Spring 2000 Advanced Digital Integrated Circuits. References

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

Supertex inc. TN0104. N-Channel Enhancement-Mode Vertical DMOS FET. Features. General Description. Applications. Ordering Information.

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

Transcription:

Advanced Topics In Solid State Devices EE290B Will a New Milli-Volt Switch Replace the Transistor for Digital Applications? August 28, 2007 Prof. Eli Yablonovitch Electrical Engineering & Computer Sciences Dept. University of California, Berkeley, CA 94720 1

Read the current going through a resistor, in the presence of noise: Required ( Δi) ( Δi) voltage 2 2 V = 2q i Δf...Shot Noise 4kT = Δf...Johnson Noise R = ir >> 2kT / q ~ 50mVolts Signal to Noise Ratio i Required power iv With a safety margin: Energy Consumed = > > ~ 2q Δf 2q 40 i 2q iδf Δf kt per = 2kT q bit i 2q Δf = 4kT Δf processed

What will be the energy cost, per bit processed? 1. Logic energy cost ~40kT per bit processed 2. Storage energy cost ~40kT per bit processed 3. Communications currently >100,000kT per bit processed. 3

There are many type of memory possible: 1. Flash 2. SRAM 3. Dram 4. Magnetic Spin 5. Nano-Electro-Chemical Cells 6. Nano-Electro-Mechanical NEMS 7. Moletronic 8. Chalcogenide glass (phase change) 9. Carbon Nanotubes Similarly there are many ways to do logic. But there are not many ways to communicate: 1. Microwaves (electrical) 2. Optical 4

What is the energy cost for electrical communication? V V 2 noise 2 noise R = = 4kT 4kT R Δf Δf Signal Energy Noise Power per bit = 4kT per bit All information processing costs ~ 40kT per bit. (for good Signal-to-Noise Ratio) Great! So what s the problem?

The natural voltage range for wired communication is rather low: V V V V V 2 noise 2 noise 2 noise 2 noise noise = 4kT R Δf 1 = 4kT R RC 1 = 4kT C 4kT q = q C = 4kT / q 123 100mVolts V 1 mvolt q { / C 10μVolts The natural voltage range for a thermally activated switch like transistors is >>kt/q, eg. ~ 40kT/q or about ~1Volt Voltage Matching Crisis at the nano-scale! If you ignore it the penalty will be (1Volt/1mVolt) 2 = 10 6 The wire wants 1000 electrons at 1mVolt each. (to fulfill the signal-to-noise requirement >1eV of energy) The thermally activated device wants at least one electron at ~1Volt.

The other Moore's Law, for energy per bit function 10 8 Critical Dimension 10μm 1μm 100nm 10nm Gates including wires Gates only Technology Gap 10 7 10 6 10 5 10 4 10 3 10 2 10 Energy per Bit function (kt) 1 Transistor Measurements by Robert Chau, Intel 1960 1980 2000 Year 0.1 2020 2040 2060 Shoorideh and Yablonovitch, UCLA 2006

p. 114 "In addition, power is needed primarily to drive the various lines and capacitances associated with the system. As long as a function is confined to a small area on a wafer, the amount of capacitance which must be driven is distinctly limited. In fact, shrinking dimensions on an integrated structure makes it possible to operate the structure at higher speed for the same power per unit area."

A low-voltage technology, or an impedance matching device, needs to be invented/discovered at the Nano-scale: transistor amplifier with steeper sub-threshold slope hν photo-diode ~1eV nano-transformer - + + + + MEM's switch V G + Cryo-Electronics kt/q~q/c giant magneto-resistance spintronics Cu solid electrolyte Cu Electro-Chemical Switch

in An amplifying transistor as a voltage matching device: Small voltage in Large voltage out out Amplification of weak signals has an energy cost! Amplification of weak signals has a speed penalty! ln{i} Current steeper sub-threshold slope Gate Voltage V g correlated electron motion?

Cryo-Electronics: kt q ~ q C RSFQ

Nano-Mechanical Switch: + + + - V G + I ~ exp(-3qv G /kt) for 3 charges on the MEM's tip After M. A. Baldo

giant magneto-resistance + "spintronics" These switches are made of metallic components and are of inherently low impedance

Transpinnor Structure: I signal Gate Current Gate Insulator I signal 6:1 Resistance Change in Tunnel Magnetoresistive (TMR) stack [1] Current Gate Source Drain Drain B Field Source Ru 15nm Ta 5nm Ferromagnetic CoFeB 3nm MgO 1.5nm Tunnel Barrier Ferromagnetic CoFeB 3nm Ru 0.8nm CoFe 2nm Antiferromagnetic MnIr 8nm NiFe 5nm Ta 5nm Ru 50nm Ta 5nm Si (001) Substrate Device Area 1μm 2 [1] Ikeda et. al., Japanese Journal of Applied Physics, Vol. 44, No 48, pp. L1442-L1445 B Field Magnetization

Complementary Transpinnor Logic +V +3mV 5μA input 2.275kΩ or 500Ω 5μA output 500Ω or 2.275kΩ Output Power = 1.6*10-8 W Total Power = 2.5*10-8 W Efficiency=65% -V -3mV Problems: On/Off ratio is only about 5:1 Still takes too many μamps to switch

A Photo-Diode for impedance matching: hν nhν ~1eV multi-photon millimeter-wave "optical" plasmonic wires Problems: Ten photons are needed to assure a good Bit Error Ratio. hν nhν Source efficiency may be only 10%. Energy penalty 100 40kT Miller DAB "Optics for Low-Energy Communication Inside Digital processors Quantum Detectors, Sources, and Modulators as Efficient Impedance Converters Optics Letters 14 (2): 146-148 JAN 15 1989

Nano-transformers are feasible using tapered plasmonic transmission lines: +++ - - - + + + - - - + + + - - - + + + - - - + + + - - - + + + ++ - - - - - Normal Impedance High Impedance

Electro-Chemically Driven Metallic Switch: 1nm Cu solid electrolyte Cu - V G +

in An amplifying transistor as a voltage matching device: Small voltage in Large voltage out out Amplification of weak signals has an energy cost! Amplification of weak signals has a speed penalty! ln{i} Current steeper sub-threshold slope Gate Voltage V g correlated electron motion?

The Esaki Diode as a Switch: The sub-threshold slope for tunneling depends on the steepness of the band-edges: E F Current band to band tunneling Sharp Step Diffusion current Bias Voltage

The tunnelling FET, (TFET); a gate controlled Esaki Diode: + Gate Gate p + n + p + n + n - n -

The Gate Controlled Esaki Diode: The sub-threshold slope for tunneling depends on the steepness of the band-edges: E F Current band to band tunneling Sharp Step Diffusion current Bias Voltage

The optical absorption coefficient, α(hν), of Si at 300K, in the vicinity of the band edge. The Urbach edge grows as: α(hν) ~ exp{(hν-e g )/E o }, where the E o parameter is a type of sub-threshold slope. E o ~ 10meV for Silicon Tom Tiedje, Eli Yablonovitch, George D. Cody, and Bonnie G. Brooks IEEE Trans. On Elec. Dev., VOL. ED-31, NO. 5, p. 711 (MAY 1984) It's good, but it should be better. We need to search for materials with steeper band-edges!

Why aren't the band edges sharp? thermal strains & Deformation Potentials E E c E v Energy level fluctuations = (% strain) Deformation Potential Energy level fluctuations = 0.5% 25meV 5eV

Surprisingly, Si & Ge have opposite sign Deformation Potentials: Conduction Band Energy (mev) 900 800 700 600 500 0.0 0.2 0.4 0.6 0.8 1.0 Si L X Si 1-x Ge x Short- Period L&X Superlattice Ge Deformation Potentials: Si : Ge : Ξ Δ d Ξ L d 1 + Ξ 3 1 + Ξ 3 Δ u L u = 4.18 ev = 1.54 ev opposite sign Cancelling the effects of the thermal sound waves might be possible: Deformation Potential Engineering?

Construct the channel as a short-period Si-Ge superlattice: Gate p + n + n - Si Ge The challenge is to cancel the effects of: isotropic strain uni-axial strain shear strain

If V dd is lower, then the current drive requirements go down too! Some of the tunneling transistors have a relatively low current drive capability: Current Density Requirement: For conventional transistors: 1 milli-amp / micron If a lower operating voltage is achieved, then the current required to charge the wires would also be lower. A Figure-of-Merit that allows for this possibility would be expressed as: 1 milli-siemen / micron A current density as low as 1 micro-amp / micron would be acceptable, if the operating voltage were as low as 1 milli-volt.

A low-voltage technology, or an impedance matching device, needs to be invented/discovered at the Nano-scale: transistor amplifier with steeper sub-threshold slope hν photo-diode ~1eV nano-transformer - + + + + MEM's switch V G + Cryo-Electronics kt/q~q/c giant magneto-resistance spintronics Cu solid electrolyte Cu Electro-Chemical Switch

p. 114 "In addition, power is needed primarily to drive the various lines and capacitances associated with the system. As long as a function is confined to a small area on a wafer, the amount of capacitance which must be driven is distinctly limited. In fact, shrinking dimensions on an integrated structure makes it possible to operate the structure at higher speed for the same power per unit area."

The other Moore's Law, for energy per bit function 10 8 Critical Dimension 10μm 1μm 100nm 10nm Gates including wires Gates only Technology Gap 10 7 10 6 10 5 10 4 10 3 10 2 10 Energy per Bit function (kt) 1 Transistor Measurements by Robert Chau, Intel 1960 1980 2000 Year 0.1 2020 2040 2060 Shoorideh and Yablonovitch, UCLA 2006

Recommendations: 1. Milli-Volt powering should be regarded as a Goal for future electronic switching devices. 2. There would be both an immediate benefit, as well as a benefit at the end of the roadmap. 3. Band edge steepness is poorly known, and should be investigated for a number of semiconductors and semi-metals. 4. The full range of technology options should be included.