The Gradual Channel Approximation for the MOSFET:

Similar documents
MOS Capacitor MOSFET Devices. MOSFET s. INEL Solid State Electronics. Manuel Toledo Quiñones. ECE Dept. UPRM.

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

Quantitative MOSFET. Step 1. Connect the MOS capacitor results for the electron charge in the inversion layer Q N to the drain current.

MOS Transistor Properties Review

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

Lecture 9 MOSFET(II) MOSFET I V CHARACTERISTICS(contd.)

EE105 - Fall 2005 Microelectronic Devices and Circuits

Lecture 12: MOSFET Devices

Integrated Circuits & Systems

MOSFET: Introduction

ECE 305 Exam 5 SOLUTIONS: Spring 2015 April 17, 2015 Mark Lundstrom Purdue University

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Figure 1: MOSFET symbols.

Chapter 6: Field-Effect Transistors

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

Microelectronic Devices and Circuits Lecture 9 - MOS Capacitors I - Outline Announcements Problem set 5 -

EE105 - Fall 2006 Microelectronic Devices and Circuits

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

6.012 MICROELECTRONIC DEVICES AND CIRCUITS

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Microelectronics Part 1: Main CMOS circuits design rules

FIELD-EFFECT TRANSISTORS

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 11: J-FET and MOSFET

Lecture 11: MOS Transistor

Practice 3: Semiconductors

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

MOS Transistor I-V Characteristics and Parasitics

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

MOS Transistor Theory

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

ECE 342 Electronic Circuits. 3. MOS Transistors

6.012 Electronic Devices and Circuits

Lecture 3: CMOS Transistor Theory

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Lecture 04 Review of MOSFET

ECE-305: Fall 2017 MOS Capacitors and Transistors

6.012 Electronic Devices and Circuits

MOS Transistor Theory

6.012 Electronic Devices and Circuits Spring 2005

Lecture 4: CMOS Transistor Theory

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOSFET Physics: The Long Channel Approximation

The Devices: MOS Transistors

Lecture 12: MOS Capacitors, transistors. Context

The Devices. Jan M. Rabaey

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

Chapter 4 Field-Effect Transistors

Electronic Devices and Circuits Lecture 15 - Digital Circuits: Inverter Basics - Outline Announcements. = total current; I D

EE 230 Lecture 33. Nonlinear Circuits and Nonlinear Devices. Diode BJT MOSFET

Long Channel MOS Transistors

Chapter 5 MOSFET Theory for Submicron Technology

Microelectronic Devices and Circuits Lecture 13 - Linear Equivalent Circuits - Outline Announcements Exam Two -

MOSFET Model with Simple Extraction Procedures, Suitable for Sensitive Analog Simulations

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

ECE315 / ECE515 Lecture-2 Date:

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

MOS CAPACITOR AND MOSFET

Lecture 11: MOSFET Modeling

Section 12: Intro to Devices

Charge Storage in the MOS Structure. The Inverted MOS Capacitor (V GB > V Tn )

Lecture #27. The Short Channel Effect (SCE)

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

Section 12: Intro to Devices

MOS Capacitors ECE 2204

Metal-Oxide-Semiconductor Field Effect Transistor

Lecture 210 Physical Aspects of ICs (12/15/01) Page 210-1

EE 435. Lecture 37. Parasitic Capacitances in MOS Devices. String DAC Parasitic Capacitances

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Introduction and Background

Semiconductor Devices. C. Hu: Modern Semiconductor Devices for Integrated Circuits Chapter 5

P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

ELECTRONICS IA 2017 SCHEME

Current mechanisms Exam January 27, 2012

Class 05: Device Physics II

Long-channel MOSFET IV Corrections

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Semiconductor Integrated Process Design (MS 635)

EE 230 Lecture 31. THE MOS TRANSISTOR Model Simplifcations THE Bipolar Junction TRANSISTOR

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

Lecture 10 MOSFET (III) MOSFET Equivalent Circuit Models

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

CHAPTER 5 MOS FIELD-EFFECT TRANSISTORS

1. The MOS Transistor. Electrical Conduction in Solids

EE105 - Fall 2006 Microelectronic Devices and Circuits. Some Administrative Issues

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

ECE 305: Fall MOSFET Energy Bands

VLSI Design and Simulation

Transcription:

6.01 - Electronic Devices and Circuits Fall 003 The Gradual Channel Approximation for the MOSFET: We are modeling the terminal characteristics of a MOSFET and thus want i D (v DS, v GS, v BS ), i B (v DS, v GS, v BS ), and i G (v DS, v GS, v BS ). We restrict our model to v DS 0 and v BS 0, so the diodes at the source and drain are always reverse biased; in this case i B ª 0. Because of the insulating nature of the oxide beneath the gate, we also have i G = 0, and our problem reduces to finding i D (v DS, v GS, v BS ). The model we use is what is called the "gradual channel approximation", and it is so named because we assume that the voltages vary gradually along the channel from the drain to the source. At the same time, they vary quickly perpendicularly to the channel moving from the gate to the bulk semiconductor. In the model we assume we can separate the problem into two pieces which can be worked as simple one-dimensional problems. The first piece is the x-direction problem relating the gate voltage to the channel charge and the depletion region; this is the problem we solved when we studied the MOS capacitor. The second piece is the y-direction problem involving the current in, and voltage drop along, the channel; this is the problem we will consider now. To begin we assume that the voltage on the gate is sufficient to invert the channel and proceed. Notice that i D (v DS, v GS, v BS ) is the current in the channel; this is a drift current. There is a resistive voltage drop, v CS (y), along the channel from v CS = v DS at the drain end of the channel, y = L, to v CS = 0 at the source end of 1

the channel, y = 0. At any point, y, along the channel we will have: i D = -q N * (y) s y (y) W The current is not a function of y, -q N * (y) is the channel sheet charge density at y, -q N * (y) = - C ox * [v GB - V T (y)] with C ox * e o /t o, and s y (y) is the net velocity of the charge carriers in the y-direction at y, which for modest electric fields is linearly proportional to the field: The current is then s y (y) = - µ e E y (y) = - µ e - dv CS(y) dy i D = W µ e C ox * [v GB - V T (y)] dv CS(y) dy To proceed, we must examine the factor [v GB - V T (y)]. We are referencing our voltages to the source so we first write v GB = v GS - v BS. Next we look at V T (y); why is it a function of y? To answer this question we must note that the picture is a bit different in the MOSFET than it was before with the isolated MOS structure because now the channel (inversion layer) can have a voltage relative to the substrate. It is reverse biased by an amount -v CB (y) and so now the potential drop across the depletion region is - f p + v CB (y). Thus in our expression for V T, - f p is replaced by - f p + v CB (y). We have: V T (y) = V FB - f p + v CB (y) + 1 C ox * e Si qn A [-f p + v CB (y)]

1 It is common practice to name the factor C ox * e Si qn A the body factor, and call it g, so we can then write V T (y) as V T (y) = V FB - f p + v CB (y) + g [-f p + v CB (y)] Using this in the factor [v GB - V T (y)] in the i D expression, we have [v GB - V T (y)] = v GB - V FB + f p - v CB (y) - g [-f p + v CB (y)] which, after using v GB = v GS - v BS and v CB = v CS - v BS, and rearranging terms somewhat, is [v GB - V T (y)] = v GS - v CS (y) - V FB + f p - g [-f p + v CS (y) - v BS ] The v CS (y) factor under the square root turns out to complicate the subsequent mathematics annoyingly and it has been found that it is better (and possible) to linearize this term before proceeding. We write the term as v CS (y) [-f p + v CS (y) - v BS ] = [-f p - v BS ] 1 + [-f p - v BS ] and approximate the factor involving v CS by expanding it and retaining only the first (linear term): ª [-f p - v BS ] (1 + which upon multipying becomes = [-f p - v BS ] + v CS (y) [-f p - v BS ] ) v CS (y) [-f p - v BS ] 3

Finally, giving the factor 1/ [-f p - v BS ] the symbol d, we write our linear approximation to the troublesome term as: [-f p + v CS (y) - v BS ] ª [-f p - v BS ] + d v CS (y) Making this replacement, we have [v GB - V T (y)] ª v GS - (1 + gd) v CS (y) - V FB + f p - g [-f p - v BS ] Defining V T (v BS ) as, V T (v BS ) V FB - f p + g [-f p - v BS ] and giving the factor (1 + gd) the symbol a, we can write [v GB - V T (y)] ª [v GS - V T (v BS ) - a v CS (y)] Putting this back into our expression for i D, we find: i D = e o t o µ e W [ v GS - V T (v BS ) - a v CS (y)] dv CS(y) dy Multiplying both sides by "dy" yields i D dy = W µ e C ox * [ v GS - V T (v BS ) - a v CS ] dv CS We can now integrate both sides from y = 0 and v CS = 0 to y = L and v CS = v DS. We have L Û ı i D dy = i D ıû dy = i D L 0 0 and v DS Û ı [ v GS - V T - a v CS ] dv CS = [(v GS - V T )v DS - a v DS 0 Setting these two integals equal, and dividing both sides by L yields the expression for i D we are looking for: 4 L ]

i D (v DS, v GS, v BS ) = W L µ e C ox * [{v GS - V T (v BS )} v DS - a v DS It is worth reminding ourselves that arriving at this result we assumed that v GS > V T ; otherwise i D is zero because their is no channel. We also specified v DS 0 and v BS 0. ] If we plot this expression for i D verses v DS for fixed values of v GS and v BS, we find that i D varies linearly with v DS when v DS is small, but increases sub-linearly as v DS increases further, i.e., the curve bends over to the right. Physically, the amount of inversion decreases toward the drain end of the channel and the resistance of the channel increases. Still, i D continues to increase until v DS = (v GS - V T )/a, at which point the equation says i D starts to decrease. What happens physically is that the channel disappears near the drain when v DS = (v GS - V T )/a, i.e., the region under the gate is no longer inverted near the drain. For larger values of v DS the current does not decrease, but stays saturated at the peak value. We find i D (v DS, v GS, v BS ) = 1 a for v DS (v GS - V T )/a and v GS > V T. W L µ e C ox * [v GS - V T (v BS )] This completes the gradual channel approximation model for the MOSFET. Summarizing the results, we have a model valid for v DS 0 and v BS 0, and it says that the gate and substrate currents are zero for this entire range, i.e., i G (v DS, v GS, v BS ) = 0 and i B (v DS, v GS, v BS ) = 0 5

The drain current has three regions: Cutoff: i D (v DS, v GS, v BS ) = 0 Saturation: i D (v DS, v GS, v BS ) = K a [v GS - V T (v BS )] Linear (or triode): for (v GS - V T )/a 0 v DS for 0 (v GS - V T )/a v DS i D (v DS, v GS, v BS ) = K [{v GS - V T (v BS )} v DS -- a v DS ] for 0 v DS (v GS - V T )/a where K, a, and V T (v BS ) are defined as K W L µ e C ox *, a 1 + t o e Si qn A e o [-f p - v BS ], and V T (v BS ) V FB - f p + t o eo e Si qn A [-f p - v BS ] One last point: It is often convenient to write V T (v BS ) in terms of V T (0), and a function of v BS. We have and V T (v BS ) V FB - f p + g (-f p - v BS ) so the expression we want is V T (0) V FB - f p + g -f p V T (v BS ) V T (0) + g [ (-f p - v BS ) - -f p ] This will be useful when we look at linear small signal models for the MOSFET. 6