74HC154; 74HCT to-16 line decoder/demultiplexer

Similar documents
74HC238; 74HCT to-8 line decoder/demultiplexer

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

The 74LV32 provides a quad 2-input OR function.

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

The 74LV08 provides a quad 2-input AND function.

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74AHC1G00; 74AHCT1G00

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

2-input EXCLUSIVE-OR gate

Dual 2-to-4 line decoder/demultiplexer

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74LV General description. 2. Features. 8-bit addressable latch

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

The 74LVC1G02 provides the single 2-input NOR function.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74HC244; 74HCT244. Octal buffer/line driver; 3-state

74HC00; 74HCT00. The 74HC00; 74HCT00 provides a quad 2-input NAND function.

Octal bus transceiver; 3-state

74LVU General description. 2. Features. 3. Applications. Hex inverter

The 74HC21 provide the 4-input AND function.

74HC245; 74HCT245. Octal bus tranceiver; 3-state. The 74HC245; 74HCT245 is similar to the 74HC640; 74HCT640 but has true (non-inverting) outputs.

74HC273; 74HCT273. Octal D-type flip-flop with reset; positive-edge trigger

74HC4017; 74HCT4017. Johnson decade counter with 10 decoded outputs

74AHC2G126; 74AHCT2G126

The 74LVC1G11 provides a single 3-input AND gate.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74HC08; 74HCT General description. 2. Features and benefits. 3. Ordering information. Quad 2-input AND gate

74HC86; 74HCT86. Quad 2-input EXCLUSIVE-OR gate. The 74HC86; 74HCT86 provides a 2-input EXCLUSIVE-OR function.

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC04; 74HCT General description. 2. Features and benefits. 3. Ordering information. Hex inverter

74AHC1G14; 74AHCT1G14

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

Dual JK flip-flop with reset; negative-edge trigger

74HC238; 74HCT to-8 line decoder/demultiplexer

74HC4002; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NOR gate

74HC393; 74HCT393. Dual 4-bit binary ripple counter

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

74HC20; 74HCT General description. 2. Features and benefits. 3. Ordering information. Dual 4-input NAND gate

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

74HC594; 74HCT bit shift register with output register

74HC08-Q100; 74HCT08-Q100

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

INTEGRATED CIRCUITS DATA SHEET. 74HC04; 74HCT04 Hex inverter. Product specification Supersedes data of 1993 Sep Jul 23

74HC08; 74HCT08. Temperature range Name Description Version. -40 C to +125 C SO14 plastic small outline package; 14 leads; body width 3.

74HC03-Q100; 74HCT03-Q100

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74HC540; 74HCT540. Octal buffer/line driver; 3-state; inverting

74HC32-Q100; 74HCT32-Q100

74HC1G125; 74HCT1G125

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC139; 74HCT139. Dual 2-to-4 line decoder/demultiplexer

74HC153; 74HCT General description. 2. Features and benefits. Dual 4-input multiplexer

8-bit binary counter with output register; 3-state

INTEGRATED CIRCUITS DATA SHEET. 74HC00; 74HCT00 Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 26.

74HC175; 74HCT175. Quad D-type flip-flop with reset; positive-edge trigger

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74HC30-Q100; 74HCT30-Q100

74AHC30-Q100; 74AHCT30-Q100

74HC10; 74HCT General description. 2. Features and benefits. 3. Ordering information. Triple 3-input NAND gate

EN: This Datasheet is presented by the m anufacturer. Please v isit our website for pricing and availability at ore.hu.

Octal D-type transparent latch; 3-state

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

74HC126; 74HCT126. Quad buffer/line driver; 3-state

74HC151-Q100; 74HCT151-Q100

3-to-8 line decoder, demultiplexer with address latches

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

74HC259; 74HCT259. The 74HC259; 74HCT259 has four modes of operation:

Hex inverting Schmitt trigger with 5 V tolerant input

74AHC14-Q100; 74AHCT14-Q100

74HC138; 74HCT to-8 line decoder/demultiplexer; inverting

74HC4052; 74HCT4052. Dual 4-channel analog multiplexer/demultiplexer

74HC4514; 74HCT to-16 line decoder/demultiplexer with input latches

8-bit serial-in/parallel-out shift register

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

5-stage Johnson decade counter

74HC280; 74HCT bit odd/even parity generator/checker

74HC153-Q100; 74HCT153-Q100

74HC174; 74HCT174. Hex D-type flip-flop with reset; positive-edge trigger

74HC393; 74HCT393. Dual 4-bit binary ripple counter

74HC373; 74HCT General description. 2. Features. Octal D-type transparent latch; 3-state

74HC541; 74HCT541. Octal buffer/line driver; 3-state

74LVC General description. 2. Features and benefits. 3. Ordering information. Triple 3-input OR gate. The 74LVC332 is a triple 3-input OR gate.

The 74LVC10A provides three 3-input NAND functions.

74HC365; 74HCT365. Hex buffer/line driver; 3-state

BCD to 7-segment latch/decoder/driver

74HC366; 74HCT366. Hex buffer/line driver; 3-state; inverting

Transcription:

Rev. 06 2 February 2007 Product data sheet. General description 2. Features 3. Ordering information The is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). The decoders accept four active HIGH binary address inputs and provide 6 mutually-exclusive active LOW outputs. The two-input enable gate can be used to strobe the decoder to eliminate the normal decoding glitches on the outputs, or can be used for the expansion of the decoder. The enable gate has two NDed inputs which must be LOW to enable the outputs. The can be used as a -to-6 demultiplexer by using one of the enable inputs as the multiplexed data input. When the other enable input is LOW, the addressed output will follow the state of the applied data. 6-line demultiplexing capability Decodes 4 binary-coded inputs into 6 mutually-exclusive outputs Complies with JEDEC standard no. 7 Specified from 40 C to +85 C and 40 C to +25 C ESD protection: HBM EI/JESD22-4D exceeds 2000 V MM EI/JESD22-5- exceeds 200 V Table. Ordering information Type number Package Temperature range Name Description Version 74HC54 74HC54N 40 C to +25 C DIP24 plastic dual in-line package; 24 leads (600 mil) SOT0-74HC54D 40 C to +25 C SO24 plastic small outline package; 24 leads; body width SOT37-7.5 mm 74HC54DB 40 C to +25 C SSOP24 plastic shrink small outline package; 24 leads; body width SOT340-5.3 mm 74HC54PW 40 C to +25 C TSSOP24 plastic thin shrink small outline package; 24 leads; body width 4.4 mm SOT355-

Table. Ordering information continued Type number Package Temperature range Name Description Version 74HC54BQ 40 C to +25 C DHVQFN24 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 5.5 0.85 mm SOT85-74HCT54 74HCT54N 40 C to +25 C DIP24 plastic dual in-line package; 24 leads (600 mil) SOT0-74HCT54D 40 C to +25 C SO24 plastic small outline package; 24 leads; body width 7.5 mm 74HCT54DB 40 C to +25 C SSOP24 plastic shrink small outline package; 24 leads; body width 5.3 mm 74HCT54PW 40 C to +25 C TSSOP24 plastic thin shrink small outline package; 24 leads; body width 4.4 mm 74HCT54BQ 40 C to +25 C DHVQFN24 plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 5.5 0.85 mm SOT37- SOT340- SOT355- SOT85-4. Functional diagram 23 22 2 20 0 2 3 8 9 E0 E DECODER Y0 Y Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y0 Y Y2 Y3 Y4 Y5 2 3 4 5 6 7 8 9 0 3 4 5 6 7 00aab07 Fig. Functional diagram Product data sheet Rev. 06 2 February 2007 2 of 2

23 DX 0 0 23 X/Y 0 22 2 0 G 5 2 2 3 22 2 2 4 2 2 3 20 3 3 4 20 8 3 4 4 5 4 5 5 6 5 6 6 7 6 7 7 8 7 8 23 0 Y0 8 9 8 9 22 Y 2 9 0 0 9 0 0 2 2 3 3 20 8 9 E0 E 3 Y4 6 Y5 7 8 9 & EN 2 3 4 5 4 5 6 7 8 9 & EN 2 3 4 5 4 5 6 7 00aab069 00aab070 Fig 2. Logic symbol Fig 3. IEC logic symbol E0 E 0 2 3 Y0 Y Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y0 Y Y2 Y3 Y4 Y5 00aab072 Fig 4. Logic diagram Product data sheet Rev. 06 2 February 2007 3 of 2

5. Pinning information 5. Pinning 74HC54BQ 74HCT54BQ terminal index area 24 Y0 VCC Y0 Y Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y0 GND 2 3 4 5 6 7 8 9 0 2 74HC54D 74HCT54D 74HC54DB 74HCT54DB 74HC54N 74HCT54N 74HC54PW 74HCT54PW 24 23 22 2 20 9 8 7 6 5 4 3 V CC 0 2 3 E E0 Y5 Y4 Y3 Y2 Y Y Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y0 2 23 3 22 4 2 5 20 6 9 7 8 8 7 9 6 0 V () CC 5 4 2 3 GND Y 0 2 3 E E0 Y5 Y4 Y3 Y2 00aab068 00aab067 Transparent top view () The die substrate is attached to this pad using conductive die attach material. It cannot be used as a supply pin or input. Fig 5. Pin configuration for SO24, DIP24, SSOP24 and TSSOP24 Fig 6. Pin configuration for DHVQFN24 5.2 Pin description Table 2. Pin description Symbol Pin Description Y0 data output (active LOW) Y 2 data output (active LOW) Y2 3 data output (active LOW) Y3 4 data output (active LOW) Y4 5 data output (active LOW) Y5 6 data output (active LOW) Y6 7 data output (active LOW) Y7 8 data output (active LOW) Y8 9 data output (active LOW) Y9 0 data output (active LOW) Y0 data output (active LOW) GND 2 ground (0 V) Y 3 data output (active LOW) Y2 4 data output (active LOW) Product data sheet Rev. 06 2 February 2007 4 of 2

Table 2. Pin description continued Symbol Pin Description Y3 5 data output (active LOW) Y4 6 data output (active LOW) Y5 7 data output (active LOW) E0 8 enable input (active LOW) E 9 enable input (active LOW) 3 20 address input 2 2 address input 22 address input 0 23 address input V CC 24 supply voltage 6. Functional description Table 3. Function table [] Input Output E0 E 0 2 3 Y0 Y Y2 Y3 Y4 Y5 Y6 Y7 Y8 Y9 Y0 Y Y2 Y3 Y4 Y5 H H X X X X H H H H H H H H H H H H H H H H H L X X X X H H H H H H H H H H H H H H H H L H X X X X H H H H H H H H H H H H H H H H L L L L L L L H H H H H H H H H H H H H H H H L L L H L H H H H H H H H H H H H H H L H L L H H L H H H H H H H H H H H H H H H L L H H H L H H H H H H H H H H H H L L H L H H H H L H H H H H H H H H H H H L H L H H H H H L H H H H H H H H H H L H H L H H H H H H L H H H H H H H H H H H H L H H H H H H H L H H H H H H H H L L L H H H H H H H H H L H H H H H H H H L L H H H H H H H H H H L H H H H H H L H L H H H H H H H H H H H L H H H H H H H L H H H H H H H H H H H H L H H H H L L H H H H H H H H H H H H H H L H H H H L H H H H H H H H H H H H H H H L H H L H H H H H H H H H H H H H H H H H L H H H H H H H H H H H H H H H H H H H H L [] H = HIGH voltage level L = LOW voltage level X = don t care. Product data sheet Rev. 06 2 February 2007 5 of 2

7. Limiting values Table 4. Limiting values In accordance with the bsolute Maximum Rating System (IEC 6034). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +7.0 V I IK input clamping current V I < 0.5 V or V I >V CC + 0.5 V [] - ±20 m I OK output clamping current V O < 0.5 V or V O >V CC + 0.5 V [] - ±20 m I O output current 0.5 V < V O <V CC + 0.5 V [] - ±25 m I CC supply current [] - 50 m I GND ground current [] - 50 m T stg storage temperature 65 +50 C P tot total power dissipation T amb = 40 C to +25 C [2] - 300 mw [] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] For DIP24 packages: P tot derates linearly at 2 mw/k above 70 C. For SO24 packages: P tot derates linearly at 8 mw/k above 70 C. For SSOP24 and TSSOP24 packages: P tot derates linearly at 5.5 mw/k above 60 C. For DHVQFN24 packages: P tot derates linearly at 4.5 mw/k above 60 C. 8. Recommended operating conditions Table 5. Operating conditions Symbol Parameter Conditions Min Typ Max Unit 74HC54 V CC supply voltage 2.0 5.0 6.0 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature 40 +25 +25 C t r rise time V CC = 2.0 V - - 000 ns V CC = 4.5 V - 6.0 500 ns V CC = 6.0 V - - 400 ns t f fall time V CC = 2.0 V - - 000 ns V CC = 4.5 V - 6.0 500 ns V CC = 6.0 V - - 400 ns 74HCT54 V CC supply voltage 4.5 5.0 5.5 V V I input voltage 0 - V CC V V O output voltage 0 - V CC V T amb ambient temperature 40 +25 +25 C t r input rise time V CC = 4.5 V - 6.0 500 ns t f input fall time V CC = 4.5 V - 6.0 500 ns Product data sheet Rev. 06 2 February 2007 6 of 2

9. Static characteristics Table 6. Static characteristics 74HC54 t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb =25 C V IH HIGH-level input voltage V CC = 2.0 V.5.2 - V V CC = 4.5 V 3.5 2.4 - V V CC = 6.0 V 4.2 3.2 - V V IL LOW-level input voltage V CC = 2.0 V - 0.8 0.5 V V CC = 4.5 V - 2..35 V V CC = 6.0 V - 2.8.8 V V OH HIGH-level output voltage V I =V IH or V IL V CC = 2.0 V; I O = 20 µ.9 2.0 - V V CC = 4.5 V; I O = 20 µ 4.4 4.5 - V V CC = 6.0 V; I O = 20 µ 5.9 6.0 - V V CC = 4.5 V; I O = 4.0 m 3.98 4.32 - V V CC = 6.0 V; I O = 5.2 m 5.48 5.8 - V V OL LOW-level output voltage V I =V IH or V IL V CC = 2.0 V; I O = 20 µ - 0 0. V V CC = 4.5 V; I O = 20 µ - 0 0. V V CC = 6.0 V; I O = 20 µ - 0 0. V V CC = 4.5 V; I O = 4.0 m - 0.5 0.26 V V CC = 6.0 V; I O = 5.2 m - 0.6 0.26 V I I input leakage current V CC = 6.0 V; V I =V CC or GND - - ±0. µ I CC supply current V CC = 6.0 V; V I =V CC or GND; I O =0 - - 8.0 µ C I input capacitance - 3.5 - pf T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 2.0 V.5 - - V V CC = 4.5 V 3.5 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - -.35 V V CC = 6.0 V - -.8 V V OH HIGH-level output voltage V I =V IH or V IL V CC = 2.0 V; I O = 20 µ.9 - - V V CC = 4.5 V; I O = 20 µ 4.4 - - V V CC = 6.0 V; I O = 20 µ 5.9 - - V V CC = 4.5 V; I O = 4.0 m 3.84 - - V V CC = 6.0 V; I O = 5.2 m 5.34 - - V Product data sheet Rev. 06 2 February 2007 7 of 2

Table 6. Static characteristics 74HC54 continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OL LOW-level output voltage V I =V IH or V IL V CC = 2.0 V; I O = 20 µ - - 0. V V CC = 4.5 V; I O = 20 µ - - 0. V V CC = 6.0 V; I O = 20 µ - - 0. V V CC = 4.5 V; I O = 4.0 m - - 0.33 V V CC = 6.0 V; I O = 5.2 m - - 0.33 V I I input leakage current V CC = 6.0 V; V I =V CC or GND - - ±.0 µ I CC supply current V CC = 6.0 V; V I =V CC or GND; I O =0 - - 80 µ T amb = 40 C to +25 C V IH HIGH-level input voltage V CC = 2.0 V.5 - - V V CC = 4.5 V 3.5 - - V V CC = 6.0 V 4.2 - - V V IL LOW-level input voltage V CC = 2.0 V - - 0.5 V V CC = 4.5 V - -.35 V V CC = 6.0 V - -.8 V V OH HIGH-level output voltage V I =V IH or V IL V CC = 2.0 V; I O = 20 µ.9 - - V V CC = 4.5 V; I O = 20 µ 4.4 - - V V CC = 6.0 V; I O = 20 µ 5.9 - - V V CC = 4.5 V; I O = 4.0 m 3.7 - - V V CC = 6.0 V; I O = 5.2 m 5.2 - - V V OL LOW-level output voltage V I =V IH or V IL V CC = 2.0 V; I O = 20 µ - - 0. V V CC = 4.5 V; I O = 20 µ - - 0. V V CC = 6.0 V; I O = 20 µ - - 0. V V CC = 4.5 V; I O = 4.0 m - - 0.4 V V CC = 6.0 V; I O = 5.2 m - - 0.4 V I I input leakage current V CC = 6.0 V; V I =V CC or GND - - ±0. µ I CC supply current V CC = 6.0 V; V I =V CC or GND; I O =0 - - 60 µ Table 7. Static characteristics 74HCT54 t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit T amb =25 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0.6 - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V -.2 0.8 V V OH HIGH-level output voltage V I =V IH or V IL V CC = 4.5 V; I O = 20 µ 4.4 4.5 - V V CC = 4.5 V; I O = 4 m 3.98 4.32 - V Product data sheet Rev. 06 2 February 2007 8 of 2

Table 7. Static characteristics 74HCT54 continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ Max Unit V OL LOW-level output voltage V I =V IH or V IL V CC = 4.5 V; I O = 20 µ - 0 0. V V CC = 4.5 V; I O = 4 m - 0.5 0.25 V I I input leakage current V CC = 5.5 V; V I =V CC or GND - - ±0. µ I CC supply current V CC = 5.5 V; V I =V CC or GND; I O =0 - - 8.0 µ I CC additional supply current per input pin; V CC = 4.5 V to 5.5 V; - - 360 µ V I =V CC 2. V; I O =0 C I input capacitance - 3.5 - pf T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V - - 0.8 V V OH HIGH-level output voltage V I =V IH or V IL V CC = 4.5 V; I O = 20 µ 4.4 - - V V CC = 4.5 V; I O = 4 m 3.84 - - V V OL LOW-level output voltage V I =V IH or V IL V CC = 4.5 V; I O = 20 µ - - 0. V V CC = 4.5 V; I O = 4 m - - 0.33 V I I input leakage current V CC = 5.5 V; V I =V CC or GND - - ±.0 µ I CC supply current V CC = 5.5 V; V I =V CC or GND; I O =0 - - 80 µ I CC additional supply current per input pin; V CC = 4.5 V to 5.5 V; V I =V CC 2. V; I O =0 - - 450 µ T amb = 40 C to +25 C V IH HIGH-level input voltage V CC = 4.5 V to 5.5 V 2.0 - - V V IL LOW-level input voltage V CC = 4.5 V to 5.5 V - - 0.8 V V OH HIGH-level output voltage V I =V IH or V IL V CC = 4.5 V; I O = 20 µ 4.4 - - V V CC = 4.5 V; I O = 4 m 3.7 - - V V OL LOW-level output voltage V I =V IH or V IL V CC = 4.5 V; I O = 20 µ - - 0. V V CC = 4.5 V; I O = 4 m - - 0.4 V I I input leakage current V CC = 5.5 V; V I =V CC or GND - - ±.0 µ I CC supply current V CC = 5.5 V; V I =V CC or GND; I O =0 - - 60 µ I CC additional supply current per input pin; V CC = 4.5 V to 5.5 V; V I =V CC 2. V; I O =0 - - 490 µ Product data sheet Rev. 06 2 February 2007 9 of 2

0. Dynamic characteristics Table 8. Dynamic characteristics GND (ground = 0 V); C L = 50 pf unless otherwise specified; for test circuit, see Figure 9. Symbol Parameter Conditions 25 C 40 C to +25 C Unit Min Typ Max Min Max (85 C) Max (25 C) 74HC54 t pd propagation delay n to Yn; see Figure 7 [] V CC = 2.0 V - 36 50-90 225 ns V CC = 4.5 V - 3 30-38 45 ns V CC = 5 V; C L = 5 pf - - - - - ns V CC = 6.0 V - 0 26-33 38 ns En to Yn; see Figure 8 V CC = 2.0 V - 39 50-90 225 ns V CC = 4.5 V - 4 30-38 45 ns V CC = 5 V; C L = 5 pf - - - - - ns V CC = 6.0 V - 26-33 38 ns t t transition time see Figure 7 and 8 [2] C PD power dissipation capacitance 74HCT54 V CC = 2.0 V - 9 75-95 0 ns V CC = 4.5 V - 7 5-9 22 ns V CC = 6.0 V - 6 3-6 9 ns per gate; V I = GND to [3] - 60 - - - - pf V CC t pd propagation delay n to Yn; see Figure 7 [] V CC = 4.5 V - 6 35-44 53 ns V CC = 5 V; C L = 5 pf - 3 - - - - ns En to Yn; see Figure 8 V CC = 4.5 V - 5 32-40 48 ns V CC = 5 V; C L = 5 pf - 3 - - - - ns t t transition time see Figure 7 and 8 [2] C PD power dissipation capacitance V CC = 4.5 V - 7 5-9 22 ns per gate; V I = GND to (V CC.5 V) [3] - 60 - - - - pf [] t pd is the same as t PLH and t PHL [2] t t is the same as t TLH and t THL [3] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of load switching outputs; Σ(C L V 2 CC f o ) = sum of the outputs. Product data sheet Rev. 06 2 February 2007 0 of 2

. Waveforms V I V I n input En input GND GND t PHL t PLH t PHL t PLH V OH 90 % 90 % V OH 90 % 90 % Yn output V OL 0 % 0 % Yn output V OL 0 % 0 % t THL t TLH t THL t TLH 00aab073 00aab074 Fig 7. Measurement points are given in Table 9. Measurement points are given in Table 9. Propagation delay address input (n) to output (Yn) and transition time output (Yn) Fig 8. Propagation delay enable input (En) to output (Yn) and transition time output (Yn) Table 9. Measurement points Type Input Output 74HC54 0.5V CC 0.5V CC 74HCT54.3 V.3 V Product data sheet Rev. 06 2 February 2007 of 2

V I negative pulse 0 V 90 % 0 % t W t f t r t r t f V I positive pulse 0 V 0 % 90 % t W V CC V CC PULSE GENERTOR VI DUT VO RL S open RT CL 00aad983 Fig 9. Test data is given in Table 0. Definitions for test circuit: R T = Termination resistance; should be equal to output impedance Z o of the pulse generator. C L = Load capacitance including jig and probe capacitance. R L = Load resistor. S = Test selection switch. Load circuitry for measuring switching times Table 0. Test data Type Input Load S position V I t r, t f C L R L t PHL, t PLH 74HC54 V CC 6 ns 5 pf, 50 pf kω open 74HCT54 3 V 6 ns 5 pf, 50 pf kω open Product data sheet Rev. 06 2 February 2007 2 of 2

2. pplication information 0 Y0 0 Y0 Y Y 2 2 3 3 strobe E0 E Y4 Y5 data input E0 E Y4 Y5 00aab075 00aab076 Fig 0. -of-6 decoder; LOW level output selected Fig. -of-6 demultiplexer; logic level on selected outputs follow the logic level on the data input Product data sheet Rev. 06 2 February 2007 3 of 2

3. Package outline DIP24: plastic dual in-line package; 24 leads (600 mil) SOT0- seating plane D 2 M E L Z 24 e b b 3 w M c (e ) M H pin index E 2 0 5 0 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 2 () () min. max. b b c D E e e L M E M H 5. 0.5 4 0.2 0.02 0.6.7.3 0.066 0.05 0.53 0.38 0.02 0.05 0.32 0.23 0.03 0.009 32.0 3.4.26.24 4. 3.7 0.56 0.54 2.54 5.24 0. 0.6 3.9 3.4 0.5 0.3 5.80 5.24 0.62 0.60 7.5 5.90 0.68 0.63 w 0.25 0.0 Z () max. 2.2 0.087 Note. Plastic or metal protrusions of 0.25 mm (0.0 inch) maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT0-05G02 MO-05 SC-509-24 99-2-27 03-02-3 Fig 2. Package outline SOT0- (DIP24) Product data sheet Rev. 06 2 February 2007 4 of 2

SO24: plastic small outline package; 24 leads; body width 7.5 mm SOT37- D E X c y H E v M Z 24 3 Q 2 ( ) 3 pin index L L p θ e b p 2 w M detail X 0 5 0 mm scale DIMENSIONS (inch dimensions are derived from the original mm dimensions) UNIT mm inches max. 2.65 0. 2 3 b p c D () E () e H () E L L p Q v w y Z 0.3 0. 0.02 0.004 2.45 2.25 0.096 0.089 0.25 0.0 0.49 0.36 0.09 0.04 0.32 0.23 0.03 0.009 5.6 5.2 0.6 0.60 7.6 7.4 0.30 0.29.27 0.65 0.00 Note. Plastic or metal protrusions of 0.5 mm (0.006 inch) maximum per side are not included. 0.05 0.49 0.394.4 0.055. 0.4 0.043 0.06..0 0.043 0.039 0.25 0.25 0. 0.0 0.0 0.004 θ 0.9 0.4 o 8 o 0.035 0 0.06 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT37-075E05 MS-03 99-2-27 03-02-9 Fig 3. Package outline SOT37- (SO24) Product data sheet Rev. 06 2 February 2007 5 of 2

SSOP24: plastic shrink small outline package; 24 leads; body width 5.3 mm SOT340- D E X c y H E v M Z 24 3 Q pin index 2 ( ) 3 θ L L p 2 detail X e b p w M 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 2 3 b p c D () E () e H () E L L p Q v w y Z max. mm 2 0.2 0.05.80.65 0.25 0.38 0.25 0.20 0.09 8.4 8.0 5.4 5.2 7.9 0.65.25 7.6.03 0.63 0.9 0.7 0.2 0.3 0. 0.8 0.4 θ o 8 o 0 Note. Plastic or metal protrusions of 0.2 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT340- MO-50 EUROPEN PROJECTION ISSUE DTE 99-2-27 03-02-9 Fig 4. Package outline SOT340- (SSOP24) Product data sheet Rev. 06 2 February 2007 6 of 2

TSSOP24: plastic thin shrink small outline package; 24 leads; body width 4.4 mm SOT355- D E X c y H E v M Z 24 3 Q pin index 2 ( ) 3 θ 2 w M e b p L detail X L p 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT 2 3 b p c D () E (2) e H () E L L p Q v w y Z max. mm. 0.5 0.05 0.95 0.80 0.25 0.30 0.9 0.2 0. 7.9 7.7 4.5 4.3 0.65 6.6 6.2 0.75 0.50 0.4 0.3 0.2 0.3 0. 0.5 0.2 θ o 8 o 0 Notes. Plastic or metal protrusions of 0.5 mm maximum per side are not included. 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT SOT355- MO-53 EUROPEN PROJECTION ISSUE DTE 99-2-27 03-02-9 Fig 5. Package outline SOT355- (TSSOP24) Product data sheet Rev. 06 2 February 2007 7 of 2

DHVQFN24: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 24 terminals; body 3.5 x 5.5 x 0.85 mm SOT85- D B E c detail X terminal index area terminal index area 2 e e b v M w M C C B y C C y L 2 E h e 2 24 3 23 D h 4 X 0 2.5 5 mm scale DIMENSIONS (mm are the original dimensions) UNIT () max. b c D () D h E () E h e e e 2 L v w y y mm 0.05 0.00 0.30 0.8 0.2 5.6 5.4 4.25 3.95 3.6 3.4 2.25.95 0.5 4.5.5 0.5 0.3 0. 0.05 0.05 0. Note. Plastic or metal protrusions of 0.075 mm maximum per side are not included. OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT85- - - - - - - - - - 03-04-29 Fig 6. Package outline SOT85- (DHVQFN24) Product data sheet Rev. 06 2 February 2007 8 of 2

4. bbreviations Table. cronym CMOS DUT ESD HBM LSTTL MM bbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human Body Model Low-power Schottky Transistor-Transistor Logic Machine Model 5. Revision history Table 2. Revision history Document ID Release date Data sheet status Change notice Supersedes 2007022 Product data sheet - 74HC_HCT54_5 Modifications: The format of this data sheet has been redesigned to comply with the new identity guidelines of NXP Semiconductors. Legal texts have been adapted to the new company name where appropriate. Table 3 on page 5: Corrected errors in output information. 74HC_HCT54_5 200402 Product specification - 74HC_HCT54_4 74HC_HCT54_4 2004005 Product specification - 74HC_HCT54_3 74HC_HCT54_3 2004060 Product specification - 74HC_HCT54_CNV_2 Product data sheet Rev. 06 2 February 2007 9 of 2

6. Legal information 6. Data sheet status Document status [][2] Product status [3] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com. 6.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 6.3 Disclaimers General Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 6034) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by NXP Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 6.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 7. Contact information For additional information, please visit: http://www.nxp.com For sales office addresses, send an email to: salesaddresses@nxp.com Product data sheet Rev. 06 2 February 2007 20 of 2

8. Contents General description...................... 2 Features............................... 3 Ordering information..................... 4 Functional diagram...................... 2 5 Pinning information...................... 4 5. Pinning............................... 4 5.2 Pin description......................... 4 6 Functional description................... 5 7 Limiting values.......................... 6 8 Recommended operating conditions........ 6 9 Static characteristics..................... 7 0 Dynamic characteristics................. 0 Waveforms............................ 2 pplication information.................. 3 3 Package outline........................ 4 4 bbreviations.......................... 9 5 Revision history........................ 9 6 Legal information....................... 20 6. Data sheet status...................... 20 6.2 Definitions............................ 20 6.3 Disclaimers........................... 20 6.4 Trademarks........................... 20 7 Contact information..................... 20 8 Contents.............................. 2 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com Date of release: 2 February 2007 Document identifier:

Mouser Electronics uthorized Distributor Click to View Pricing, Inventory, Delivery & Lifecycle Information: NXP: 74HC54DB-T 74HC54PW 74HC54PW-T 74HCT54D 74HCT54DB 74HCT54DB-T 74HCT54PW-T