Si37L P-Channel 0 V (-S) MOSFET PROUCT SUMMARY V S (V) R S(on) ( ) I (A) c Q g (Typ.) - 0 0.50 at V GS = - 4.5 V -.4 0.9 at V GS = -.5 V -.3 0.70 at V GS = -.8 V -. SOT-33 SC-70 (3-LEAS) 4.3 nc FEATURES Halogen-free According to IEC 649-- efinition TrenchFET Power MOSFET 00 % R g Tested Compliant to RoHS irective 00/95/EC APPLICATIONS Load Switch C/C Converters G S 3 S G Top View Si37L (LK)* * Marking Code Ordering Information: Si37L-T-GE3 (Lead (Pb)-free and Halogen-free) P-Channel MOSFET ABSOLUTE MAXIMUM RATINGS (T A = 5 C, unless otherwise noted) Parameter Symbol Limit Unit rain-source Voltage V S - 0 V Gate-Source Voltage V GS ± 8 T C = 5 C -.4 T C = 70 C -. Continuous rain Current (T J = 50 C) I T A = 5 C -.4 a, b T A = 70 C -. a, b A Pulsed rain Current I M - 6 T C = 5 C - 0.4 Continuous Source-rain iode Current I S T A = 5 C - 0.3 T C = 5 C 0.5 T C = 70 C 0.3 Maximum Power issipation P W T A = 5 C 0.4 a, b T A = 70 C 0.3 a, b Operating Junction and Storage Temperature Range T J, T stg - 50 to 50 C Soldering Recommendations (Peak Temperature) 60 Notes: a. Surface mounted on " x " FR4 board. b. t = 0 s. c. Based on T C = 5 C. ocument Number: 6794 S0-764-Rev. A, 9-Nov-0
Si37L THERMAL RESISTANCE RATINGS Parameter Symbol Typical Maximum Unit Maximum Junction-to-Ambient a, b t 0 s R thja 50 300 Maximum Junction-to-Foot (rain) Steady State R thjf 5 70 C/W Notes: a. Surface mounted on " x " FR4 board. b. Maximum under steady state conditions is 360 C/W. SPECIFICATIONS (T J = 5 C, unless otherwise noted) Parameter Symbol Test Conditions Min. Typ. Max. Unit Static rain-source Breakdown Voltage V S V GS = 0 V, I = - 50 µa - 0 V V S Temperature Coefficient V S /T J - 4 I = - 50 µa V GS(th) Temperature Coefficient V GS(th) /T J.4 mv/ C Gate-Source Threshold Voltage V GS(th) V S = V GS, I = - 50 µa - 0.45-0.8 V Gate-Source Leakage I GSS V S = 0 V, V GS = ± 8 V ± 00 na V Zero Gate Voltage rain Current I S = - 0 V, V GS = 0 V - SS V S = - 0 V, V GS = 0 V, T J = 55 C - 0 µa On-State rain Current a I (on) V S - 5 V, V GS = - 4.5 V - A rain-source On-State Resistance a R S(on) V GS = -.5 V, I = -. A 0.60 0.9 V GS = - 4.5 V, I = -.4 A 0.5 0.50 V GS = -.8 V, I = - 0.3 A 0.80 0.70 Forward Transconductance a g fs V S = - 5 V, I = -.4 A 5 S ynamic b Input Capacitance C iss 7 Output Capacitance C oss V S = - 0 V, V GS = 0 V, f = MHz 55 Reverse Transfer Capacitance C rss 44 V Total Gate Charge Q S = - 0 V, V GS = - 4.5 V, I = -.4 A 4.3 6.5 g.7 4. nc Gate-Source Charge Q gs V S = - 0 V, V GS = -.5 V, I = -.4 A 0.7 Gate-rain Charge Q gd.0 Gate Resistance R g f = MHz.4 7 4 Turn-On elay Time t d(on) 0 Rise Time t r V = - 0 V, R L = 9. 0 30 Turn-Off elaytime t d(off) I -. A, V GEN = - 4.5 V, R g = 3 35 Fall Time t f 9 8 Turn-On elay Time t d(on) 5 0 ns Rise Time t r V = - 0 V, R L = 9. 0 0 Turn-Off elaytime t d(off) I -. A, V GEN = - 8 V, R g = 8 7 Fall Time t f 7 4 rain-source Body iode Characteristics Continuous Source-rain iode Current I S T C = 5 C - 0.4 Pulse iode Forward Current a I SM - 6 A Body iode Voltage V S I F = - 0.7 A - 0.8 -. V Body iode Reverse Recovery Time t rr 8 7 ns Body iode Reverse Recovery Charge Q rr 7 4 nc I F = - 0.7 A, di/dt = 00 A/µs, T J = 5 C Reverse Recovery Fall Time t a 7 ns Reverse Recovery Rise Time t b Notes: a. Pulse test; pulse width 300 µs, duty cycle %. b. Guaranteed by design, not subject to production testing. Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. pf ocument Number: 6794 S0-764-Rev. A, 9-Nov-0
Si37L TYPICAL CHARACTERISTICS (5 C, unless otherwise noted) 6.0 V GS =5Vthru.5V.0 4.5 V GS =V 0.8 I - rain Current (A) 3.0.5 V GS =.8V V GS =.5V I - rain Current (A) 0.6 0.4 0. T C = 5 C T C = 5 C V GS =V 0.0 0.0 0.5.0.5.0 T C = - 55 C 0.0 0.0 0.3 0.6 0.9..5 V S - rain-to-source Voltage (V) V GS - Gate-to-Source Voltage (V) Output Characteristics Transfer Characteristics 0.6 600 R S(on) - On-Resistance (Ω) 0. 0.8 0.4 0.0 V GS =.8V V GS =.5V V GS =4.5V C - Capacitance (pf) 450 300 50 C iss C oss 0.06 0.0.5 3.0 4.5 6.0 I - rain Current (A) On-Resistance vs. rain Current C rss 0 0 5 0 5 0 V S - rain-to-source Voltage (V) Capacitance 4.5.5 V GS - Gate-to-Source Voltage (V) 3.6.7.8 0.9 I =.4A V S =5V V S =0V V S =6V R S(on) - On-Resistance (Normalized).4.3...0 0.9 0.8 I =.4A V GS =.5V V GS =4.5V 0.0 0 3 4 5 Q g - Total Gate Charge (nc) Gate Charge 0.7-50 - 5 0 5 50 75 00 5 50 T J - Junction Temperature ( C) On-Resistance vs. Junction Temperature ocument Number: 6794 S0-764-Rev. A, 9-Nov-0 3
Si37L TYPICAL CHARACTERISTICS (5 C, unless otherwise noted) 0.3 0 I =.4A I S - Source Current (A) T J = 50 C T J =5 C R S(on) - On-Resistance (Ω) 0.4 0.6 0.08 T J = 5 C T J =5 C 0. 0.0 0.3 0.6 0.9..5 V S - Source-to-rain Voltage (V) Source-rain iode Forward Voltage 0.75 0.00 3 4 5 V GS - Gate-to-Source Voltage (V) On-Resistance vs. Gate-to-Source Voltage 0 0.65 I = 50 μa 8 V GS(th) (V) 0.55 0.45 Power (W) 6 4 0.35 0.5-50 - 5 0 5 50 75 00 5 50 0 0.00 0.0 0. 0 00 T J - Temperature ( C) Threshold Voltage Time (s) Single Pulse Power, Junction-to-Ambient 0 Limited by R S(on) * 00 μs I - rain Current (A) 0. T A =5 C Single Pulse ms 0 ms 00 ms BVSS Limited s 0 s, C 0.0 0. 0 00 V S - rain-to-source Voltage (V) * V GS > minimum V GS at which R S(on) is specified Safe Operating Area, Junction-to-Ambient 4 ocument Number: 6794 S0-764-Rev. A, 9-Nov-0
Si37L TYPICAL CHARACTERISTICS (5 C, unless otherwise noted).6. I - rain Current (A) 0.8 0.4 0.0 0 5 50 75 00 5 50 T C - Case Temperature ( C) Current erating* 0.6 0.45 0.5 0.36 0.4 Power (W) 0.3 0. Power (W) 0.7 0.8 0. 0.09 0.0 0 5 50 75 00 5 50 0.00 0 5 50 75 00 5 50 T C - Case Temperature ( C) Power, Junction-to-Case T A - Ambient Temperature ( C) Power, Junction-to-Ambient * The power dissipation P is based on T J(max) = 50 C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit. ocument Number: 6794 S0-764-Rev. A, 9-Nov-0 5
Si37L TYPICAL CHARACTERISTICS (5 C, unless otherwise noted) uty Cycle = 0.5 Normalized Effective Transient Thermal Impedance 0. 0. 0. 0.05 0.0 3. T JM -T A =P M Z (t) thja Single Pulse 4. Surface Mounted 0.0 0-4 0-3 0-0 - 0 00 000 Notes: Square Wave Pulse uration (s) Normalized Thermal Transient Impedance, Junction-to-Ambient P M t t t. uty Cycle, = t. Per Unit Base = R thja = 360 C/W Normalized Effective Transient Thermal Impedance 0. uty Cycle = 0.5 0. 0. 0.05 0.0 Single Pulse 0.0 0-4 0-3 0-0 - 0 Square Wave Pulse uration (s) Normalized Thermal Transient Impedance, Junction-to-Foot maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see /ppg?6794. 6 ocument Number: 6794 S0-764-Rev. A, 9-Nov-0
Package Information e 0.08 c 3 e b E A A E A c L im Min Nom Max Min Nom Max A 0.90.0 0.035 0.043 A 0.0 0.004 A 0.80.00 0.03 0.039 b 0.5 0.40 0.00 0.06 c 0.0 0.5 0.004 0.00.80.00.0 0.07 0.079 0.087 E.80.0.40 0.07 0.083 0.094 E.5.5.35 0.045 0.049 0.053 e 0.65BSC 0.06BSC e.0.30.40 0.047 0.05 0.055 L 0.0 0.0 0.30 0.004 0.008 0.0 7 Nom 7 Nom ECN: S-03946 Rev. C, 09-Jul-0 WG: 5549 ocument Number: 753 06-Jul-0
AN83 Single-Channel LITTLE FOOT SC-70 3-Pin and 6-Pin MOSFET Recommended Pad Pattern and Thermal Peformance INTROUCTION This technical note discusses pin-outs, package outlines, pad patterns, evaluation board layout, and thermal performance for single-channel LITTLE FOOT power MOSFETs in the SC-70 package. These new devices are intended for small-signal applications where a miniaturized package is needed and low levels of current (around 350 ma) need to be switched, either directly or by using a level shift configuration. Vishay provides these single devices with a range of on-resistance specifications and in both traditional 3-pin and new 6-pin versions. The new 6-pin SC-70 package enables improved on-resistance values and enhanced thermal performance compared to the 3-pin package. PIN-OUT Figure shows the pin-out description and Pin identification for the single-channel SC-70 device in both 3-pin and 6-pin configurations. The pin-out of the 6-pin device allows the use of four pins as drain leads, which helps to reduce on-resistance and junction-to-ambient thermal resistance. G S SOT-33 SC-70 (3-LEAS) Top View 3 FIGURE. G SOT-363 SC-70 (6-LEAS) 3 Top View 6 5 4 BASIC PA PATTERNS See Application Note 86, Recommended Minimum Pad Patterns With Outline rawing Access for MOSFETs, (http:///doc?786) for the basic pad layout and dimensions for the 3-pin SC-70 and the 6-pin SC-70. These pad patterns are sufficient for the low-power applications for which this package is intended. Increasing the pad pattern has little effect on thermal resistance for the 3-pin device, reducing it by only 0% to 5%. But for the 6-pin device, increasing the pad patterns yields a reduction in thermal resistance on the order of 35% when using a -inch square with full copper on both sides of the printed circuit board (PCB). The availability of four drain leads rather than the traditional single drain lead allows a better thermal path from the package to the PCB and external environment. EVALUATION BOARS FOR THE SINGLE SC70-3 AN SC70-6 Figure shows the 3-pin and 6-pin SC-70 evaluation boards (EVB). Both measure 0.6 inches by 0.5 inches. Their copper pad traces are the same as described in the previous section, Basic Pad Patterns. Both boards allow interrogation from the outer pins to 6-pin IP connections, permitting test sockets to be used in evaluation testing. The thermal performance of the single SC-70 has been measured on the EVB for both the 3-pin and 6-pin devices, the results shown in Figures 3 and 4. The minimum recommended footprint on the evaluation board was compared with the industry standard of -inch square FR4 PCB with copper on both sides of the board. For package dimensions see outline drawings: SC-70 (3-Leads) (http:///doc?753) SC-70 (6-Leads) (http:///doc?754) Front of Board SC70-3 ChipFET Back of Board, SC70-3 and SC70-6 Front of Board SC70-6 ChipFET vishay.com FIGURE. ocument Number: 736 -ec-03
AN83 THERMAL PERFORMANCE Junction-to-Foot Thermal Resistance (the Package Performance) Thermal performance for the 3-pin SC-70 measured as junction-to-foot thermal resistance is 85 C/W typical, 340 C/W maximum. Junction-to-foot thermal resistance for the 6-pin SC70-6 is 05 C/W typical, 30 C/W maximum a nearly two-thirds reduction compared with the 3-pin device. The foot is the drain lead of the device as it connects with the body. This improved performance is obtained by the increase in drain leads from one to four on the 6-pin SC-70. Note that these numbers are somewhat higher than other LITTLE FOOT devices due to the limited thermal performance of the Alloy 4 lead-frame compared with a standard copper lead-frame. Junction-to-Ambient Thermal Resistance (dependent on PCB size) The typical Rθ JA for the single 3-pin SC-70 is 360 C/W steady state, compared with 80 C/W for the 6-pin SC-70. Maximum ratings are 430 C/W for the 3-pin device versus 0 C/W for the 6-pin device. All figures are based on the -inch square FR4 test board.the following table shows how the thermal resistance impacts power dissipation for the two different pin-outs at two different ambient temperatures. SC-70 (3-PIN) Room Ambient 5 C Elevated Ambient 60 C SC-70 (6-PIN) Room Ambient 5 C P T J(max) T A R JA P 50o C 5 o C 80 o C W P 694 mw Elevated Ambient 60 C P T J(max) T A R JA P 50o C 60 o C 80 o C W P 500 mw NOTE: Although they are intended for low-power applications, devices in the 6-pin SC-70 will handle power dissipation in excess of 0.5 W. Testing To aid comparison further, Figures 3 and 4 illustrate single-channel SC-70 thermal performance on two different board sizes and two different pad patterns. The results display the thermal performance out to steady state and produce a graphic account of the thermal performance variation between the two packages. The measured steady state values of Rθ JA for the single 3-pin and 6-pin SC-70 are as follows: LITTLE FOOT SC-70 ) Minimum recommended pad pattern (see Figure 4) on the EVB. ) Industry standard square PCB with maximum copper both sides. 3-Pin 40.3 C/W 360 C/W 6-Pin 39.7 C/W.8 C/W P T J(max) T A R JA P 50o C 5 o C 360 o C W P 347 mw P T J(max) T A R JA P 50o C 60 o C 360 o C W P 50 mw The results show that designers can reduce thermal resistance Rθ JA on the order of 0% simply by using the 6-pin device rather than the 3-pin device. In this example, a 80 C/W reduction was achieved without an increase in board area. If increasing board size is an option, a further 8 C/W reduction could be obtained by utilizing a -inch square PCB area. 400 400 30 30 Thermal Resistance (C/W) 40 60 80 3-pin 6-pin Thermal Resistance (C/W) 40 60 80 3-pin 6-pin 0.5 in x 0.6 in EVB 0 0-5 0-4 0-3 0-0 - 0 00 000 Time (Secs) FIGURE 3. Comparison of SC70-3 and SC70-6 on EVB 0 0-5 0-4 0-3 0-0 - Time (Secs) Square FR4 PCB FIGURE 4. Comparison of SC70-3 and SC70-6 on Square FR4 PCB 0 00 000 ocument Number: 736 -ec-03
Application Note 86 RECOMMENE MINIMUM PAS FOR SC-70: 3-Lead 0.05 (0.6) 0.0 (0.559) 0.06 (0.648) 0.096 (.438) 0.045 (.43) 0.07 (0.686) 0.07 (.803) Recommended Minimum Pads imensions in Inches/(mm) Return to Index Return to Index APPLICATION NOTE ocument Number: 760 Revision: -Jan-08 7
Legal isclaimer Notice Vishay isclaimer ALL PROUCT, PROUCT SPECIFICATIONS AN ATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR ESIGN OR OTHERWISE. Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, Vishay ), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product. Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability. Statements regarding the suitability of products for certain types of applications are based on Vishay s knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer s responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer s technical experts. Product specifications do not expand or otherwise modify Vishay s terms and conditions of purchase, including but not limited to the warranty expressed therein. Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners. 07 VISHAY INTERTECHNOLOGY, INC. ALL RIGHTS RESERVE Revision: 08-Feb-7 ocument Number: 9000