! PN Junction. ! MOS Transistor Topology. ! Threshold. ! Operating Regions. " Resistive. " Saturation. " Subthreshold (next class)

Similar documents
ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today. Refinement. Last Time. No Field. Body Contact

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

! CMOS Process Enhancements. ! Semiconductor Physics. " Band gaps. " Field Effects. ! MOS Physics. " Cut-off. " Depletion.

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOSFET N-Type, P-Type. Semiconductor Physics.

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Introduction to CMOS VLSI. Chapter 2: CMOS Transistor Theory. Harris, 2004 Updated by Li Chen, Outline

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

MOSFET: Introduction

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Lecture 3: CMOS Transistor Theory

MOS Transistor I-V Characteristics and Parasitics

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Lecture 12: MOSFET Devices

ECE 342 Electronic Circuits. 3. MOS Transistors

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Integrated Circuits & Systems

Lecture Outline. ESE 570: Digital Integrated Circuits and VLSI Fundamentals. Review: MOS Capacitor with External Bias

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

MOS Transistor Theory

Operation and Modeling of. The MOS Transistor. Second Edition. Yannis Tsividis Columbia University. New York Oxford OXFORD UNIVERSITY PRESS

MOS Capacitors ECE 2204

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

The Devices: MOS Transistors

! Previously: simple models (0 and 1 st order) " Comfortable with basic functions and circuits. ! This week and next (4 lectures)

Long-channel MOSFET IV Corrections

Lecture 11: MOS Transistor

Lecture 12: MOS Capacitors, transistors. Context

ECE 546 Lecture 10 MOS Transistors

Device Models (PN Diode, MOSFET )

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

MOSFET Physics: The Long Channel Approximation

EE105 - Fall 2006 Microelectronic Devices and Circuits

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Device Models (PN Diode, MOSFET )

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems

Lecture 4: CMOS Transistor Theory

! MOS Capacitances. " Extrinsic. " Intrinsic. ! Lumped Capacitance Model. ! First Order Capacitor Summary. ! Capacitance Implications

EE 560 MOS TRANSISTOR THEORY

MOS Transistor Properties Review

Lecture 5: CMOS Transistor Theory

FIELD-EFFECT TRANSISTORS

Lecture 04 Review of MOSFET

Current mechanisms Exam January 27, 2012

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Semiconductor Physics fall 2012 problems

Spring Semester 2012 Final Exam

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Section 12: Intro to Devices

The Devices. Jan M. Rabaey

ECE321 Electronics I

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

EEC 118 Lecture #2: MOSFET Structure and Basic Operation. Rajeevan Amirtharajah University of California, Davis Jeff Parkhurst Intel Corporation

MOS Transistor Theory

Lecture 7 PN Junction and MOS Electrostatics(IV) Metal Oxide Semiconductor Structure (contd.)

EE105 - Fall 2005 Microelectronic Devices and Circuits

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

MOS Transistors. Prof. Krishna Saraswat. Department of Electrical Engineering Stanford University Stanford, CA

ECE315 / ECE515 Lecture-2 Date:

II III IV V VI B C N. Al Si P S. Zn Ga Ge As Se Cd In Sn Sb Te. Silicon (Si) the dominating material in IC manufacturing

Lecture 6 PN Junction and MOS Electrostatics(III) Metal-Oxide-Semiconductor Structure

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

Semiconductor Physics Problems 2015

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

6.012 Electronic Devices and Circuits

ECE 497 JS Lecture - 12 Device Technologies

Lecture 11: J-FET and MOSFET

Practice 3: Semiconductors

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

Lecture 23: Negative Resistance Osc, Differential Osc, and VCOs

Lecture 8 PN Junction and MOS Electrostatics (V) Electrostatics of Metal Oxide Semiconductor Structure (cont.) October 4, 2005

Conduction in Semiconductors -Review

ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems. Today MOS MOS. Capacitor. Idea

VLSI Design The MOS Transistor

Final Examination EE 130 December 16, 1997 Time allotted: 180 minutes

The Intrinsic Silicon

Introduction and Background

ELECTRONICS IA 2017 SCHEME

MOS CAPACITOR AND MOSFET

Chapter 2 CMOS Transistor Theory. Jin-Fu Li Department of Electrical Engineering National Central University Jungli, Taiwan

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

Section 12: Intro to Devices

Digital Microelectronic Circuits ( )

MOS Transistor Theory MOSFET Symbols Current Characteristics of MOSFET. MOS Symbols and Characteristics. nmos Enhancement Transistor

Lecture (02) PN Junctions and Diodes

Lecture #27. The Short Channel Effect (SCE)

Class 05: Device Physics II

Lecture #25. Due in class (5 PM) on Thursday May 1 st. 20 pt penalty for late submissions, accepted until 5 PM on 5/8

Fundamentals of the Metal Oxide Semiconductor Field-Effect Transistor

ESE 570: Digital Integrated Circuits and VLSI Fundamentals

Name: Answers. Grade: Q1 Q2 Q3 Q4 Q5 Total. ESE370 Fall 2015

1st Year-Computer Communication Engineering-RUC. 4- P-N Junction

EE5311- Digital IC Design

Electrical Characteristics of MOS Devices

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

Transcription:

ESE370: ircuitlevel Modeling, Design, and Optimization for Digital Systems Lec 7: September 20, 2017 MOS Transistor Operating Regions Part 1 Today! PN Junction! MOS Transistor Topology! Threshold! Operating Regions " Resistive " Saturation " Subreshold (next class) " Velocity Saturation (next class) 1 2 Doped Silicon PN Junction Ptype Ntype =hole Excess holes Excess electrons Penn ESE 370 Fall 2017 Khanna 4 PN Junction PN Junction Penn ESE 370 Fall 2017 Khanna Hole Diffusion Ptype Electron Diffusion Ntype PN junction causes a depletion region to form Electrons diffuse from Ntype to Ptype Holes diffuse from Ptype to Ntype Diffusion current caused by diffusion of carriers =hole 5 Hole Diffusion Electron Drift Ptype Hole Drift Electron Diffusion PN junction causes a depletion region to form Electrons diffuse from Ntype to Ptype Holes diffuse from Ptype to Ntype Diffusion current caused by diffusion of carriers Equilibrium achieved when V bi, builtin potential, is formed across e depletion region Drift current cause by Efield due to V bi to counteract diffusion current Penn ESE 370 Fall 2017 Khanna 6 Ntype =hole 1

Drift/Diffusion urrents PN Junction Forward Biasing! Diffusion current " urrent caused by semiconductor diffusion of holes and electrons! Drift current " urrent due to movement of holes and electrons caused by force from potential difference induced efield Ptype Applied Efield Depletion Efield Ntype =hole + Penn ESE 370 Fall 2017 Khanna 7 Forward biasing connect positive terminal to ptype and negative terminal to ntype Holes/electrons pushed towards depletion region, causing it to narrow The applied voltage efield continues to narrow e depletion region (i.e reduce e depletion efield) current flows rough e device from ptype to ntype Penn ESE 370 Fall 2017 Khanna 8 PN Junction Reverse Biasing Last Time MOS model Ptype Depletion Efield + Ntype =hole Reverse biasing connect positive terminal to ntype and negative terminal to ptype Holes/electrons attracted away from depletion region, causing it to widen No current flows rough e device If reverse bias increases past breakdown voltage, e depletion efield increases until breakdown occurs and reverse biased current flows causing ermal damage to junction Penn ESE 370 Fall 2017 Khanna 9 + + + + + NMOS gate drain source semiconductor V gs >0 onducts + + + + + PMOS V gs >0 onduction 10 Refinement Bulk/Body ontact! Depletion region excess carriers depleted! MOS actually has four contacts! Also effects fields! Usually common across transistors " Gnd for nmos, V dd for pmos D G B S 11 12 2

No Field! V GS =0, V =0 Apply V GS >0! Accumulate negative charge " Repel holes + + + + + + + 13 14 hannel Evolution Increasing Vgs Gate apacitance hanges based on operating region. 15 16 Gate apacitance hannel Evolution Increasing Vgs ox dep! Depletion capacitance dependent on wid of depletion region and potential at siliconoxide interface 17 18 3

Inversion Threshold! Surface builds electrons " Inverts to ntype " Draws electrons from n + source terminal! Voltage where strong inversion occurs reshold voltage " V ~= 2ϕ F " Engineer by controlling doping (N A ) φ F = kt q ln N A n i 19 20 Linear Region Linear Region! V GS >V and V small OX = ε OX t OX 2 21 22 Linear Region MOSFET IV haracteristics! V GS >V and V small! V GS fixed looks like resistor V <V GS V TH " urrent linear in V 2 µ n W OX ( L )( V V GS )V V V GS V TH V GS V V 23 V 24 4

Preclass Preclass! I ds for identical transistors in parallel?! I ds for identical transistors in series? " (Vds small) 25 26 Dimensions Transistor Streng (W/L)! hannel Leng (L)! hannel Wid (W)! Oxide Thickness (T ox ) OX = ε OX t OX 2 2 27 28 Transistor Streng (W/L) L drawn vs. L effective! Shape dependence match Resistance intuition " Wider = parallel resistors decrease R " Longer = series resistors increase R! Doping not perfectly straight! Spreads under gate! Effective L smaller an draw gate wid R = ρl A 2 29 30 5

hannel Voltage Preclass! Voltage varies along channel! Think of channel as resistor! What is voltage in e middle of a resistive medium? " (halfway between terminals) 31 32 Voltage in hannel hannel Voltage! Think of channel as resistive medium " Leng = L " Area = W * Dep(inversion)! What is voltage in e middle of e channel? " L/2 from S and D?! Voltage varies along channel! If ink of channel as resistor " Serves as a voltage divider between V S and V D 33 34 Voltage along hannel Voltage along hannel! What does voltage along e channel look like?! What does voltage along e channel look like? x=0 x=l x=0 x=l V(x) x 35 Vd V(x) Vs x 36 6

Voltage along hannel! What does voltage along e channel look like? Voltage along hannel! What does voltage along e channel look like? x=0 x=l x=0 x=l Vd V(x) Vs x 37 Vd V(x) Vs x 38 hannel Field hannel Field! When voltage gap V G V x drops below V, drops out of inversion! When voltage gap V G V x drops below V, drops out of inversion " Saturation Edge: V = V GS V V G V X (@ D) = V V x V x 39 40 hannel Field hannel Field! When voltage gap V G V x drops below V, drops out of inversion " Deep Saturation: V > V GS V V G V X (@ D) =?! When voltage gap V G V x drops below V, drops out of inversion " Deep Saturation: V > V GS V V G V X (@ D) < V Upper limit on current, channel is pinched off V x V x 41 42 7

Pinch Off Saturation! When voltage along e channel drops below V, e channel drops out of inversion " Occurs when: V G V X (@ D) < V V > V GS V! onclusion: " current cannot increase wi V once V > V GS V T " Not true! More later! In saturation, V effective =V x = V GS V T " W ) OX ( V L GS V T )V V 2, +. * 2! Becomes: " W ) OX + V L GS V T * + = µ " n OX W V 2 L GS V T ( ( ) 2 V V GS T ) 2 2 [( ) 2 ],.. 43 44 MOSFET IV haracteristics Approach V <V GS V TH V GS V! Identify Region! Drives governing equations " See preclass reference! Use region and equations to understand operation V V GS V TH V 45 46 Big Idea Admin! 3 Regions of operation for MOSFET " Subreshold " Linear " Saturation! Text 3.3.2 highly recommend read!! " Second half on Friday! HW4 out " Get started over weekend " Long and timeconsuming 47 48 8