Generalized Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems

Size: px
Start display at page:

Download "Generalized Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems"

Transcription

1 Generalized Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems Vishnu Swaminathan and Krishnendu Chakrabarty Department of Electrical & Computer Engineering Duke University Durham, NC 27708, USA ABSTRACT Energy consumption is an important performance parameter for portable and wireless embedded systems However, energy consumption must be carefully balanced with real-time responsiveness in hard real-time systems We present an optimal offline dynamic voltage scaling (DVS) scheme for dynamic power management in such systems A generalized network flow model for the uniprocessor DVS problem is developed and solved optimally using an efficient network flow algorithm The proposed method outperforms existing DVS schemes for several popular embedded processors where the number of processor speeds is limited to a few values The GNF model provides theoretical lower bounds on energy consumption using DVS in hard real-time systems 1 Introduction Energy consumption is an important performance parameter for battery-operated embedded systems An effective approach to power reduction in embedded systems is based on dynamic voltage scaling (DVS), a run-time technique that exploits the quadratic dependence of power consumption of a CMOS processor on its operating voltage However, voltage reduction results in a drop in the CPU operating frequency and an increase in task execution times Therefore, to ensure that no task deadlines are missed, DVS must be performed judiciously in hard real-time systems In this paper, we present an optimal offline DVS scheme for hard real-time systems that minimizes the energy consumed by a given set of jobs The DVS problem is modeled as a generalized network flow (GNF) graph and solved using the generalized network simplex algorithm [1] We consider a scenario where a set of jobs execute on a processor that is capable of running at a limited number of speeds The solution of the GNF model results in an offline job schedule and an assignment of speeds to jobs such that (i) the total energy consumed by the set of jobs is minimized, and (ii) no job deadlines are missed We also prove that the proposed method solves the DVS problem optimally The models scale well to real-life task sets for a small number of processor speeds Experimental results indicate that the GNF model for several embedded processors with a limited number of speeds leads to better solutions than one of the most efficient offline DVS schemes presented in the 1 This research was supported in part by DARPA under grant no N , and in part by a graduate fellowship from the North Carolina Networking Initiative, It was also sponsored in part by DARPA, and administered by the Army Research Office under Emergent Surveillance Plexus MURI Award No DAAD Any opinions, findings, and conclusions or recommendations expressed in this publication are those of the authors and do not necessarily reflect the views of the sponsoring agencies Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee ICCAD 03, November 11-13, 2003, San Jose, California, USA Copyright 2003 ACM /03/0011 $ literature [9] Our results also show that the number of available processor speeds is an important consideration for the design and evaluation of DVS algorithms 2 Related Prior Work Voltage scheduling with voltage switching during task execution has been studied in [7] Offline, preemptive task scheduling for minimum-energy has been studied in [11] An online DVS technique based on the rate-monotonic algorithm is presented in [10] In [9], a near-optimal offline fixed-priority scheduling algorithm is described These methods are some of the most efficient DVS schemes published thus far in the literature However, a drawback of the DVS methods listed above is that they either assume a processor model with a large range of operating frequencies and voltages, or they are based on a specific scheduling strategy For example, [9, 10] perform fixed-priority scheduling for a processor with a frequency range of 100MHz to 8MHz, adjustable in increments of 1MHz, while [11] describes dynamic-priority scheduling with a continuously variable voltage spectrum Many embedded processors do not provide such a fine-grained or continuous range of frequencies The Transmeta Crusoe processor, for example, has a frequency range of MHz, with the frequency adjustable in increments of 100MHz [3] The AMD K-6 also uses a small range of frequencies from MHz, adjustable in 50MHz increments [2] Therefore, in practice, there may only be a limited set of available speeds at which tasks can be executed Here, we show that with this limitation on processor speeds, the DVS problem can be modeled as a network flow graph and such models can be solved optimally in reasonable periods of time Our experimental results also show that the effectiveness of the techniques described in prior work degrades with a reduction in the number of processor speeds On the other hand, the proposed method, which is based on network flow theory, is very effective when the processor model assumes a limited set of speeds 3 Problem Statement 31 Problem Description P cpu: We are provided with a set J = {j 1, j 2,, j n} of n jobs and a processor that is capable of operating at one of k speeds S 1 > S 2 > > S k These speeds correspond to k unique CPU operating voltages V 1 > V 2 > > V k Each job j i J is characterized by (i) a release time a i, (ii) a deadline d i, and (iii) worst-case execution times c i1 < c i2 < < c ik at the k different operating speeds

2 Job nodes Speed nodes Interval nodes The goal is to determine a voltage v i {V 1, V 2,, V k } and a start time t i for each job j i such that: (i) the total energy, measured in terms of n v2 i c i, c i {c i1, c i2,, c ik }, is minimized, and (ii) t i a i and t i + c i d i We present here a GNF model for P cpu with two speeds S h and S l GNF models for more than two speeds can be easily developed in a manner similar to the 2-speed case The details are omitted here due to lack of space 32 Network Flow Models The objective of a network flow model is to move some entity (electricity, water, time, etc) from one point to another through an underlying network as efficiently as possible Let G = (N, A) represent a directed network defined by a set N of n nodes and a set A of m directed arcs Each arc (i, j) has an associated cost C ij that denotes the cost per unit flow on that arc The flow cost varies linearly with the amount of flow Also associated with each arc (i, j) is an upper bound u ij on the arc capacity that denotes the maximum flow on the arc and a lower bound l ij that denotes the minimum flow on the arc A positive multiplier µ ij exists for every arc (i, j) of the network and if 1 unit of flow is sent from node i to node j along arc (i, j), then µ ij units of flow arrive at node j Each node i N is characterized by an integer b(i) representing its supply/demand The decision variables in the generalized network flow problem are the arc flows on each arc (i, j) and are represented by x ij The generalized network flow problem is an optimization problem that can be formulated as follows: Minimize subject to 1 j:(i,j) A x ij 2 l ij x ij u ij (i,j) A j:(j,i) A C ijx ij µ jix ji = b(i) i N, and Constraint (1) is called the mass balance constraint It states that the difference between the flow into a node j and the flow out of node j must equal its supply/demand of flow However, in a circulation version of a network flow problem, such as the one used here, b(i) = 0 i N Therefore, no flow can accumulate at any node i N Constraint (2) is called the flow constraint It states that the flow in any arc (i, j) must lie between its lower and upper capacity bounds In any feasible solution of the GNF model, every arc flow x ij satisfies both these constraints All flows, capacities and bounds are assumed to be integers GNF models are solved using the generalized network simplex algorithm The generalized network simplex algorithm maintains a feasible basis structure at every iteration and by performing pivot operations, it transforms a solution into a better one until the solution satisfies specific optimality criteria The worst-case complexity of the generalized network simplex algorithm cannot be bounded by a polynomial function of the number of nodes n and number of arcs m However, empirical studies have revealed that the running time of the algorithm is generally a low-order polynomial of n and m A feasible solution for the GNF model is a set of flows x ij that satisfies all flow constraints and capacity constraints In the GNF s j 1 j 2 j n Speed selection arcs [c ih, c ih, P h, 1] [0, 1, P l c il, c il - c ih ] s 1l s 1h s 2l s 2h s nl s nh 2n-1 [0,, 0, 1] Task scheduling arcs [0,, 0, 1] Interval arcs [0, k, 0, 1] Figure 1 The GNF model for P cpu model for P cpu, the decision variables x ij represent the execution time for each job The identification of the execution times trivially leads to an assignment of speeds to the jobs 4 GNF Model for P cpu In this section, we detail the construction of a GNF model for P cpu with two discrete speeds S h and S l, with supply voltages V h and V l, respectively Depending on the execution speed, a job j i has execution times c ih or c il First, the arrival times and deadlines of the n jobs are sorted in ascending order, resulting in 2n elements in the set P = {p 0, p 1, p 2,, p 2n 1} that divide the hyperperiod H into a sequence of at most 2n 1 distinct sub-intervals Let i represent the time interval [p i, p i 1], ie, i = p i p i 1, 1 i 2n 1 The GNF model for P cpu with two speeds consists of a special source node s, a special sink node t, a set of nodes that represent the jobs, a set of nodes that represent execution speeds for the jobs, and a set of nodes that represent time intervals in which jobs can be scheduled Each job node j i has two associated speed nodes s ih and s il (see Figure 1) Each interval node k represents a distinct time interval in P ( k = [p k, p k 1 ]) The arcs in the GNF model are described below Each arc (i, j) is described by a 4-tuple [l ij, u ij, C ij, µ ij] representing the lower bound, upper bound, cost and multiplier respectively 1 Speed identification These arcs are constructed from source s to each job vertex j i They are described by the 4-tuple [c ih, c ih + 1, 0, 1] The lower bound represents the execution time of j i at the high speed, and the upper bound is simply c ih + 1 The integer restriction on arc flows forces the flow value to one of two values, thereby ensuring that only one of the two allowable speeds is chosen for job execution t 22

3 2 Speed selection These arcs are constructed from job node j i to its associated speed nodes s ih and s il The sum of the flows along this pair of arcs for each job node represents its assigned execution time We describe each type of speed selection arc individually: Job execution at S h The flows along the arcs from j i to s ih represent the execution of job j i at speed S h In any feasible schedule, the flows on these arcs is equal to c ih The associated costs are indicative of the power consumed by job j i at the high speed, ie, C ji,s ih = P h, where P h = V 2 h Job execution at S l A flow of 1 unit along the arcs from j i to s il indicates that j i is executed at the low speed S l 3 Interval assignment These arcs are constructed from speed nodes s ih and s il to each interval node k if a i p k and d i p k+1 They are described by the 4-tuple [0,, 0, 1], These arcs ensure that jobs can be scheduled only within certain intervals, ie, between their arrival times and deadlines 4 Time intervals These arcs are constructed from each interval node k to sink node t with parameters [0, k, 0, 1] The capacities of these arcs represent the amount of time available each interval The solution of the GNF model results in a set of flows x ij along the arcs The flow along each arc (s, j i) represents the execution time of job j i From this, the assigned execution speed for each job is determined The job schedule is determined by inspecting the flows along the (s ih, k ) and (s il, k ) arcs These flows represent the amount of CPU time that is allotted to job j i in interval k In some real-time systems, priority-based execution of tasks is an important consideration In the GNF model, job priorities are not used for the purposes of scheduling Tasks of lower priority can therefore potentially preempt tasks of higher priority However, it can be proved that any feasible solution of the GNF model can always be transformed into a prioritized task schedule The details are omitted here due to lack of space 41 Proof of Energy-Optimality In order to show that the GNF model for P cpu results in energyoptimal solutions, it is sufficient to show that the costs associated with the arcs accurately represent the energy consumptions of the jobs at the different speeds, and to show that the objective function and constraints in the GNF model are equivalent to an optimization problem formulation of P cpu We first show that the cost functions of the arcs accurately model the energy consumption of the jobs at different speeds This is formalized through the following theorem: Theorem 1 The costs associated with the speed selection arcs in the GNF model for P cpu are representative of the energy consumption of the jobs at the different operating speeds Proof: Recall from Section 32 that the flow into a job node j i can be either c ih or c ih +1 Depending on the value of the flow entering j i, job j i consumes different amounts of energy A flow of c ih into j i corresponds to its execution at the high speed, while a flow of c ih + 1 represents its execution at the low speed Since the mass balance constraint states that no flow can accumulate at j i, any flow entering j i must leave through the speed selection arcs Consider the following two cases: Case 1: c ih units of flow entering j i In this case, j i has been assigned the higher speed for execution Since the lower bound for arc (j i, s ih ) is equal to c ih, all flow entering j i exits through this arc The cost function associated with arc (j i, s ih ) is P h (= V 2 h ) Recall that this cost represents the cost of transporting a single unit of flow along an arc Therefore, the cost of transporting c ih units of flow is P h c ih, which is the energy cost of j i s execution at the high speed Case 2: c ih + 1 units entering j i This represents the assignment of the lower operating speed for job j i Recall that when c ih + 1 units of flow enter j i, c ih units exit through (j i, s ih ) and 1 unit leaves through (j i, s il ) The cost of the (j i, s il ) arc is selected to be P l c il P h c ih Summing the total cost of all the flow leaving node j i, we have: P h c ih + (P l c il P h c ih ) 1 = P l c il, (1) which represents the energy cost of executing j i at the lower speed S l This completes the proof of the theorem It is now easy to see that the separable terms in the objective function of the GNF model are representative of the energy costs of the jobs Since the costs of all the arcs other than the speed selection arcs is zero, no other term in the objective function contributes to the overall flow cost in the objective function We next show that the objective function of the GNF model maps to an optimization problem statement for P cpu This is formalized through the following theorem Theorem 2 The objective function and constraints that are modeled in the GNF model for P cpu are equivalent to the optimization problem statement for P cpu Proof Since we wish to minimize the total energy consumed by the set of jobs, and because E i vi 2 c i, the objective function can be written as: Minimize vi 2 c i (2) The execution time c i and execution voltage v i of job j i can be represented in a sum-of-products form shown below: c i = a i1c ih + a i2c il, and vi 2 = a i1vh 2 + a i2vl 2, where a i1 and a i2 are 0 1 binary variables, ie, a i1 + a i2 = 1 Substituting for c i and v i in Equation (2) and noting that after multiplication, the terms containing the product of a i1 and a i2 are equal to zero, we obtain the following simplified objective function: Minimize (a i1c ih Vh 2 + a i2c il Vl 2 ) (3) We next show that the objective function of the GNF model simplifies to Equation (3) The objective function in the GNF model is: Minimize C ijx ij (4) i:(i,j) A Since the only arcs with non-zero costs are (j i, s ih ) and (j i, s il ), Equation (4) can be re-written as: Minimize (C ji,s ih x ji,s ih + C ji,s il x ji,s il ) (5) 23

4 Any feasible solution of the model always has a flow which is exactly equal to c ih along arc (j i, s ih ) Moreover, C ji,s ih = P h = Vh 2 and C ji,s il = Vl 2 c il Vh 2 c ih Equation (5) can therefore be written as: Minimize [V 2 h c ih + (V 2 l c il V 2 h c ih )x ji,s il ] (6) Simplification of this equation results in the following objective function: Minimize Vh 2 c ih (1 x ji,s il ) + Vl 2 c il x ji,s il (7) It is now easy to observe the similarity between Equations (7) and (3) Specifically, the variables x ji,s il are equivalent to the a i2 variables in the optimization problem formulation Since a i1 = 1 a i2, the correspondence between the two objective functions is proved The constraints in the GNF model can be seen to map exactly to the constraints in the optimization problem statement by a simple inspection These constraints are listed below: 1 An entire job is executed at a single speed 2 For every execution speed, there is a corresponding execution time for a job 3 Each job must start no earlier than its arrival time and must complete execution at its assigned speed no later than its deadline This completes the proof of the theorem 42 Graph Complexity Let n be the number of jobs in the job set, and k be the number of available processor speeds The number of nodes in the network flow graph can be bounded from above through the following analysis: the network flow graph has n job nodes, and each job node has k corresponding speed nodes This results in n + nk vertices The hyperperiod H is divided into 2n 1 distinct sub-intervals, thereby contributing at most 2n 1 interval nodes k Therefore, an upper bound on the number of nodes in the network flow graph is (k + 3)n 1 In a similar manner, an upper bound on the number of arcs can be derived through the following analysis: n arcs exist from the source node s to the job nodes j i, and nk arcs from the job nodes to their corresponding speed nodes In a worst-case scenario, arcs could exist from each of the nk speed nodes to each of the 2n 1 interval nodes, resulting in 2n 2 k nk speed-interval arcs Finally, 2n 1 arcs are constructed from the interval nodes to the sink t An upper bound on the number of arcs in the network flow graph is therefore 2n 2 k + 3n 1 5 Experimental Results We next evaluate the GNF model with several different job sets with varying utilization Our results are compared to the offline DVS algorithm from [9] (VSLP) and the online DVS algorithm from [10] (LPFPS) These methods assume a processor with a large range of operating frequencies from 8MHz to 100MHz that is adjustable in increments of 1 MHz To best of our knowledge, the Transmeta Crusoe AMD K6-IIIE Voltage Frequency Voltage Frequency 13V 800 MHz 18V 500 MHz 12V 667 MHz 17V 450 MHz 11V 533 MHz 16V 400 MHz 10V 400 MHz 15V 350 MHz 09V 300 MHz 14V 300 MHz Table 1 Speed and voltage settings for the processor models used in our experiments results presented in [9] are the best results published thus far in the literature To demonstrate that the GNF method performs better than these algorithms for processors with only a few speed settings, we also compare our method with modified versions of VSLP and LPFPS, which we call 5-VSLP and 5-LPFPS, that use only five speeds We use two different processor models for our experiments The first model is that of a Crusoe processor and our second model corresponds to an AMD K-6 processor The voltage and frequency settings for these processors are listed in Table 1 Our job sets are constructed from pure periodic task sets The periods and execution times of these tasks are generated randomly We assume that the deadline of a task is equal to its period Our models are solved using a Microsoft Excel-based GNF solver [5] running on a Pentium IV PC at 500MHz with 256MB of RAM The comparison of the GNF method with VSLP and 5-VSLP are presented in Table 2 For task sets with low processor utilization, the results for 5-GNF and 5-VSLP are identical This is because in these cases, the highest voltage used for scheduling is less than the lowest voltage available in the processor Therefore, the execution voltages of jobs that execute at voltage values less than 09V (for the Crusoe processor) are raised to 09V However, at higher utilization values, 5-VSLP performs worse than 5-GNF VSLP operates by distributing slack uniformly to all tasks within a critical interval In order to do this, it computes the utilization of a critical interval and then scales down the frequency of execution in this critical interval such that each task in the critical interval sees an equal increase in execution time (yet no tasks miss their deadlines) Thus, within each critical interval, all tasks run at a constant voltage For example, consider the case where the CPU is allowed to assume only two frequencies, say, V max, and V max/2 If the constant minimum voltage required by VSLP to schedule a set of tasks in a critical interval is 057V max, the set of tasks cannot be scheduled at 05V max because this exceeds the utilization of the interval! Therefore, the next highest speed, which is V max, is chosen to schedule all the jobs within the critical interval This causes an increase in the energy consumption using VSLP with a processor with a few speeds In the GNF model, this equal allocation of slack does not take place Jobs are allocated slack in a lump-sum manner, which is more effective than an equal distribution of slack to all tasks when processor utilization is high A comparison of 5-GNF with 5-LPFPS is shown in Table 3 For all values of utilization, the energy consumptions of the GNF schedules are lower than the energy consumptions of the schedules generated using 5-LPFPS For low processor utilization, LPFPS outperforms 5-GNF (recall that VSLP and LPFPS assume a large range of processor voltages) LPFPS and 5-LPFPS are online DVS techniques in which the execution voltage is scaled down only when a single task is present in the ready queue This does not occur very 24

5 Processor Processor Energy consumption ( vi 2c i) E = Execution time E model utilization VSLP [9] 5-VSLP 5-GNF 5GNF E 5V SLP % VSLP 5-VSLP GNF E 5V SLP % 001s 001s 6s % 001s 001s 1s Crusoe % 001s 001s 9s % 001s 001s 48s % 002s 002s 1m,3s % 001s 001s 1m, 5s CNC (048) % 05s 05s 1h, 23m % 001s 001s 6s % 001s 001s 1s AMD % 001s 001s 9s % 001s 001s 25s % 002s 002s 1m, 3s % 001s 001s 1m Table 2 Comparison of GNF and VSLP [9] Processor Energy consumption ( vi 2c i) E = E Model Util LPFPS [10] 5-LPFPS 5-GNF 5G E 5L E 5L % % Crusoe % % % % % % AMD % % % % Table 3 Comparison of GNF and LPFPS [10] Processor Voltages Energy ( v 2 i c i) utilization used (V) VSLP GNF E 55,33 (Intel) % ,33,22 (Motorola) % 55,33 (Intel) % ,33,22 (Motorola) % 55,33 (Intel) % ,33,22 (Motorola) % 55,33 (Intel) % ,33,22 (Motorola) % Table 4 Impact of number of speeds on energy frequently and therefore, most task instances are executed at the highest voltage to ensure schedulability In order to demonstrate the scalability of the GNF method, we also solved a network flow graph for a task set used in a real-life CNC machine controller system [6] The 5-GNF method performed at par with 5-VSLP due to the relatively low processor utilization of the CNC task set Finally, we consider the DVS problem for processor models with less than five speeds This comparison highlights the importance of the number of available speeds as an important evaluation parameter for DVS algorithms Our results for these processors are shown in Table 4 Examples of such embedded processors are the embedded SL enhanced Intel486 DX2 processor [4], which operates at 55V and 33V, and the Motorola 6805 [8], which operates at 55V, 33V, and 22V GNF outperforms VSLP for all task sets with high processor utilization 6 Conclusions We have developed a generalized network flow model for the DVS problem in hard real-time systems where the CPU can operate at a small number of admissible speeds The GNF method for discrete-speed processors performs nearly as well as other DVS schemes that use a processor model with a large frequency spectrum For task sets with low processor utilization, the GNF method performs as well as competing methods, and for task sets with high processor utilization, the GNF method outperforms these techniques The solutions generated using the GNF method are provably optimal and represent the theoretical upper bounds on energy savings that can be achieved using DVS and therefore serves as a baseline against which other DVS schemes can be compared References [1] R K Ahuja, T L Magnanti and J B Orlin Network Flows: Theory, Algorithms and Applications Prentice-Hall, Englewood Cliffs, NJ, 1993 [2] AMD PowerNow! Technology Platform Design Guide for Embedded Processors AMD Document number 24267a, December 2000 [3] Transmeta Crusoe TM5500 Data Sheet docshtml [4] Intel embedded SL Enhanced 486DX2 processor [5] P A Jensen and J F Bard Operations Research Models and Methods Available online at wwwormmnet [6] N Kim, M Ryu, S Hong, M Saksena, C Choi and H Shin Visual assessment of a real-time system design: case study on a CNC controller Proc Real-Time Systems Symp, pp , 1996 [7] W-C Kwon and T Kim Optimal voltage allocation techniques for dynamically variable voltage processors Proc DAC, pp , 2003 [8] Motorola 6805 processor [9] G Quan and X Hu Energy efficient fixed-priority scheduling for real-time systems on variable voltage processors Proc DAC, pp , 2001 [10] Y Shin and K Choi Power conscious fixed priority scheduling for hard real-time systems Proc DAC, pp , 1999 [11] F Yao, A Demers and S Shenker A scheduling model for reduced CPU energy Proc IEEE Annual Foundations of Computer Science, pp ,

Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems 1

Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems 1 Network Flow Techniques for Dynamic Voltage Scaling in Hard Real-Time Systems 1 Vishnu Swaminathan and Krishnendu Chakrabarty Department of Electrical and Computer Engineering Duke University 130 Hudson

More information

Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors

Optimal Voltage Allocation Techniques for Dynamically Variable Voltage Processors Optimal Allocation Techniques for Dynamically Variable Processors 9.2 Woo-Cheol Kwon CAE Center Samsung Electronics Co.,Ltd. San 24, Nongseo-Ri, Kiheung-Eup, Yongin-City, Kyounggi-Do, Korea Taewhan Kim

More information

DC-DC Converter-Aware Power Management for Battery-Operated Embedded Systems

DC-DC Converter-Aware Power Management for Battery-Operated Embedded Systems 53.2 Converter-Aware Power Management for Battery-Operated Embedded Systems Yongseok Choi and Naehyuck Chang School of Computer Science & Engineering Seoul National University Seoul, Korea naehyuck@snu.ac.kr

More information

ENERGY EFFICIENT TASK SCHEDULING OF SEND- RECEIVE TASK GRAPHS ON DISTRIBUTED MULTI- CORE PROCESSORS WITH SOFTWARE CONTROLLED DYNAMIC VOLTAGE SCALING

ENERGY EFFICIENT TASK SCHEDULING OF SEND- RECEIVE TASK GRAPHS ON DISTRIBUTED MULTI- CORE PROCESSORS WITH SOFTWARE CONTROLLED DYNAMIC VOLTAGE SCALING ENERGY EFFICIENT TASK SCHEDULING OF SEND- RECEIVE TASK GRAPHS ON DISTRIBUTED MULTI- CORE PROCESSORS WITH SOFTWARE CONTROLLED DYNAMIC VOLTAGE SCALING Abhishek Mishra and Anil Kumar Tripathi Department of

More information

Dynamic Adaptation for Fault Tolerance and Power Management in Embedded Real-Time Systems

Dynamic Adaptation for Fault Tolerance and Power Management in Embedded Real-Time Systems Dynamic Adaptation for Fault Tolerance and Power Management in Embedded Real-Time Systems YING ZHANG and KRISHNENDU CHAKRABARTY Duke University Safety-critical embedded systems often operate in harsh environmental

More information

System-Wide Energy Minimization for Real-Time Tasks: Lower Bound and Approximation

System-Wide Energy Minimization for Real-Time Tasks: Lower Bound and Approximation System-Wide Energy Minimization for Real-Time Tasks: Lower Bound and Approximation XILIANG ZHONG and CHENG-ZHONG XU Wayne State University We present a dynamic voltage scaling (DVS) technique that minimizes

More information

Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems

Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems Energy-Efficient Real-Time Task Scheduling in Multiprocessor DVS Systems Jian-Jia Chen *, Chuan Yue Yang, Tei-Wei Kuo, and Chi-Sheng Shih Embedded Systems and Wireless Networking Lab. Department of Computer

More information

EDF Feasibility and Hardware Accelerators

EDF Feasibility and Hardware Accelerators EDF Feasibility and Hardware Accelerators Andrew Morton University of Waterloo, Waterloo, Canada, arrmorton@uwaterloo.ca Wayne M. Loucks University of Waterloo, Waterloo, Canada, wmloucks@pads.uwaterloo.ca

More information

Power-Saving Scheduling for Weakly Dynamic Voltage Scaling Devices

Power-Saving Scheduling for Weakly Dynamic Voltage Scaling Devices Power-Saving Scheduling for Weakly Dynamic Voltage Scaling Devices Jian-Jia Chen 1, Tei-Wei Kuo 2, and Hsueh-I Lu 2 1 Department of Computer Science and Information Engineering National Taiwan University,

More information

Power-Aware Scheduling of Conditional Task Graphs in Real-Time Multiprocessor Systems

Power-Aware Scheduling of Conditional Task Graphs in Real-Time Multiprocessor Systems Power-Aware Scheduling of Conditional Task Graphs in Real-Time Multiprocessor Systems Dongkun Shin School of Computer Science and Engineering Seoul National University sdk@davinci.snu.ac.kr Jihong Kim

More information

Dynamic I/O Power Management for Hard Real-time Systems 1

Dynamic I/O Power Management for Hard Real-time Systems 1 Dynamic I/O Power Management for Hard Real-time Systems 1 Vishnu Swaminathan y, Krishnendu Chakrabarty y and S. S. Iyengar z y Department of Electrical & Computer Engineering z Department of Computer Science

More information

Task Models and Scheduling

Task Models and Scheduling Task Models and Scheduling Jan Reineke Saarland University June 27 th, 2013 With thanks to Jian-Jia Chen at KIT! Jan Reineke Task Models and Scheduling June 27 th, 2013 1 / 36 Task Models and Scheduling

More information

Clock-driven scheduling

Clock-driven scheduling Clock-driven scheduling Also known as static or off-line scheduling Michal Sojka Czech Technical University in Prague, Faculty of Electrical Engineering, Department of Control Engineering November 8, 2017

More information

Maximizing Rewards for Real-Time Applications with Energy Constraints

Maximizing Rewards for Real-Time Applications with Energy Constraints Maximizing Rewards for Real-Time Applications with Energy Constraints COSMIN RUSU, RAMI MELHEM, and DANIEL MOSSÉ University of Pittsburgh New technologies have brought about a proliferation of embedded

More information

An Efficient Energy-Optimal Device-Scheduling Algorithm for Hard Real-Time Systems

An Efficient Energy-Optimal Device-Scheduling Algorithm for Hard Real-Time Systems An Efficient Energy-Optimal Device-Scheduling Algorithm for Hard Real-Time Systems S. Chakravarthula 2 S.S. Iyengar* Microsoft, srinivac@microsoft.com Louisiana State University, iyengar@bit.csc.lsu.edu

More information

A Dynamic Real-time Scheduling Algorithm for Reduced Energy Consumption

A Dynamic Real-time Scheduling Algorithm for Reduced Energy Consumption A Dynamic Real-time Scheduling Algorithm for Reduced Energy Consumption Rohini Krishnapura, Steve Goddard, Ala Qadi Computer Science & Engineering University of Nebraska Lincoln Lincoln, NE 68588-0115

More information

Optimal Utilization Bounds for the Fixed-priority Scheduling of Periodic Task Systems on Identical Multiprocessors. Sanjoy K.

Optimal Utilization Bounds for the Fixed-priority Scheduling of Periodic Task Systems on Identical Multiprocessors. Sanjoy K. Optimal Utilization Bounds for the Fixed-priority Scheduling of Periodic Task Systems on Identical Multiprocessors Sanjoy K. Baruah Abstract In fixed-priority scheduling the priority of a job, once assigned,

More information

Advances in processor, memory, and communication technologies

Advances in processor, memory, and communication technologies Discrete and continuous min-energy schedules for variable voltage processors Minming Li, Andrew C. Yao, and Frances F. Yao Department of Computer Sciences and Technology and Center for Advanced Study,

More information

Andrew Morton University of Waterloo Canada

Andrew Morton University of Waterloo Canada EDF Feasibility and Hardware Accelerators Andrew Morton University of Waterloo Canada Outline 1) Introduction and motivation 2) Review of EDF and feasibility analysis 3) Hardware accelerators and scheduling

More information

Real-Time Systems. Event-Driven Scheduling

Real-Time Systems. Event-Driven Scheduling Real-Time Systems Event-Driven Scheduling Hermann Härtig WS 2018/19 Outline mostly following Jane Liu, Real-Time Systems Principles Scheduling EDF and LST as dynamic scheduling methods Fixed Priority schedulers

More information

CycleTandem: Energy-Saving Scheduling for Real-Time Systems with Hardware Accelerators

CycleTandem: Energy-Saving Scheduling for Real-Time Systems with Hardware Accelerators CycleTandem: Energy-Saving Scheduling for Real-Time Systems with Hardware Accelerators Sandeep D souza and Ragunathan (Raj) Rajkumar Carnegie Mellon University High (Energy) Cost of Accelerators Modern-day

More information

Rate-monotonic scheduling on uniform multiprocessors

Rate-monotonic scheduling on uniform multiprocessors Rate-monotonic scheduling on uniform multiprocessors Sanjoy K. Baruah The University of North Carolina at Chapel Hill Email: baruah@cs.unc.edu Joël Goossens Université Libre de Bruxelles Email: joel.goossens@ulb.ac.be

More information

Contention-Free Executions for Real-Time Multiprocessor Scheduling

Contention-Free Executions for Real-Time Multiprocessor Scheduling Contention-Free Executions for Real-Time Multiprocessor Scheduling JINKYU LEE, University of Michigan ARVIND EASWARAN, Nanyang Technological University INSIK SHIN, KAIST A time slot is defined as contention-free

More information

Real-Time and Embedded Systems (M) Lecture 5

Real-Time and Embedded Systems (M) Lecture 5 Priority-driven Scheduling of Periodic Tasks (1) Real-Time and Embedded Systems (M) Lecture 5 Lecture Outline Assumptions Fixed-priority algorithms Rate monotonic Deadline monotonic Dynamic-priority algorithms

More information

Real-time scheduling of sporadic task systems when the number of distinct task types is small

Real-time scheduling of sporadic task systems when the number of distinct task types is small Real-time scheduling of sporadic task systems when the number of distinct task types is small Sanjoy Baruah Nathan Fisher Abstract In some real-time application systems, there are only a few distinct kinds

More information

Runtime feasibility check for non-preemptive real-time periodic tasks

Runtime feasibility check for non-preemptive real-time periodic tasks Information Processing Letters 97 (2006) 83 87 www.elsevier.com/locate/ipl Runtime feasibility check for non-preemptive real-time periodic tasks Sangwon Kim, Joonwon Lee, Jinsoo Kim Division of Computer

More information

Probabilistic Preemption Control using Frequency Scaling for Sporadic Real-time Tasks

Probabilistic Preemption Control using Frequency Scaling for Sporadic Real-time Tasks Probabilistic Preemption Control using Frequency Scaling for Sporadic Real-time Tasks Abhilash Thekkilakattil, Radu Dobrin and Sasikumar Punnekkat Mälardalen Real-Time Research Center, Mälardalen University,

More information

Embedded Systems 15. REVIEW: Aperiodic scheduling. C i J i 0 a i s i f i d i

Embedded Systems 15. REVIEW: Aperiodic scheduling. C i J i 0 a i s i f i d i Embedded Systems 15-1 - REVIEW: Aperiodic scheduling C i J i 0 a i s i f i d i Given: A set of non-periodic tasks {J 1,, J n } with arrival times a i, deadlines d i, computation times C i precedence constraints

More information

CSC Design and Analysis of Algorithms. LP Shader Electronics Example

CSC Design and Analysis of Algorithms. LP Shader Electronics Example CSC 80- Design and Analysis of Algorithms Lecture (LP) LP Shader Electronics Example The Shader Electronics Company produces two products:.eclipse, a portable touchscreen digital player; it takes hours

More information

MICROPROCESSOR REPORT. THE INSIDER S GUIDE TO MICROPROCESSOR HARDWARE

MICROPROCESSOR REPORT.   THE INSIDER S GUIDE TO MICROPROCESSOR HARDWARE MICROPROCESSOR www.mpronline.com REPORT THE INSIDER S GUIDE TO MICROPROCESSOR HARDWARE ENERGY COROLLARIES TO AMDAHL S LAW Analyzing the Interactions Between Parallel Execution and Energy Consumption By

More information

Embedded Systems 14. Overview of embedded systems design

Embedded Systems 14. Overview of embedded systems design Embedded Systems 14-1 - Overview of embedded systems design - 2-1 Point of departure: Scheduling general IT systems In general IT systems, not much is known about the computational processes a priori The

More information

Energy Efficient Scheduling for Real-Time Systems on Variable Voltage Processors æ

Energy Efficient Scheduling for Real-Time Systems on Variable Voltage Processors æ Energy Efficient Scheduling for Real-Time Systems on Variable Voltage Processors æ Gang Quan Xiaobo (Sharon) Hu Department of Computer Science & Engineering University of Notre Dame Notre Dame, IN 46556

More information

The Maximum Flow Problem with Disjunctive Constraints

The Maximum Flow Problem with Disjunctive Constraints The Maximum Flow Problem with Disjunctive Constraints Ulrich Pferschy Joachim Schauer Abstract We study the maximum flow problem subject to binary disjunctive constraints in a directed graph: A negative

More information

Proportional Share Resource Allocation Outline. Proportional Share Resource Allocation Concept

Proportional Share Resource Allocation Outline. Proportional Share Resource Allocation Concept Proportional Share Resource Allocation Outline Fluid-flow resource allocation models» Packet scheduling in a network Proportional share resource allocation models» CPU scheduling in an operating system

More information

Semi-Partitioned Fixed-Priority Scheduling on Multiprocessors

Semi-Partitioned Fixed-Priority Scheduling on Multiprocessors Semi-Partitioned Fixed-Priority Scheduling on Multiprocessors Shinpei Kato and Nobuyuki Yamasaki Department of Information and Computer Science Keio University, Yokohama, Japan {shinpei,yamasaki}@ny.ics.keio.ac.jp

More information

TEMPORAL WORKLOAD ANALYSIS AND ITS APPLICATION TO POWER-AWARE SCHEDULING

TEMPORAL WORKLOAD ANALYSIS AND ITS APPLICATION TO POWER-AWARE SCHEDULING TEMPORAL WORKLOAD ANALYSIS AND ITS APPLICATION TO POWER-AWARE SCHEDULING Ye-In Seol 1, Jeong-Uk Kim 1 and Young-Kuk Kim 2, 1 Green Energy Institute, Sangmyung University, Seoul, South Korea 2 Dept. of

More information

Non-Work-Conserving Non-Preemptive Scheduling: Motivations, Challenges, and Potential Solutions

Non-Work-Conserving Non-Preemptive Scheduling: Motivations, Challenges, and Potential Solutions Non-Work-Conserving Non-Preemptive Scheduling: Motivations, Challenges, and Potential Solutions Mitra Nasri Chair of Real-time Systems, Technische Universität Kaiserslautern, Germany nasri@eit.uni-kl.de

More information

Scheduling of Frame-based Embedded Systems with Rechargeable Batteries

Scheduling of Frame-based Embedded Systems with Rechargeable Batteries Scheduling of Frame-based Embedded Systems with Rechargeable Batteries André Allavena Computer Science Department Cornell University Ithaca, NY 14853 andre@cs.cornell.edu Daniel Mossé Department of Computer

More information

Real-Time Systems. Event-Driven Scheduling

Real-Time Systems. Event-Driven Scheduling Real-Time Systems Event-Driven Scheduling Marcus Völp, Hermann Härtig WS 2013/14 Outline mostly following Jane Liu, Real-Time Systems Principles Scheduling EDF and LST as dynamic scheduling methods Fixed

More information

Energy-Constrained Scheduling for Weakly-Hard Real-Time Systems

Energy-Constrained Scheduling for Weakly-Hard Real-Time Systems Energy-Constrained Scheduling for Weakly-Hard Real-Time Systems Tarek A. AlEnawy and Hakan Aydin Computer Science Department George Mason University Fairfax, VA 23 {thassan1,aydin}@cs.gmu.edu Abstract

More information

Speed Modulation in Energy-Aware Real-Time Systems

Speed Modulation in Energy-Aware Real-Time Systems Speed Modulation in Energy-Aware Real-Time Systems Enrico Bini Scuola Superiore S. Anna, Italy e.bini@sssup.it Giorgio Buttazzo University of Pavia, Italy buttazzo@unipv.it Giuseppe Lipari Scuola Superiore

More information

Optimal Integration of Inter-Task and Intra-Task Dynamic Voltage Scaling Techniques for Hard Real-Time Applications

Optimal Integration of Inter-Task and Intra-Task Dynamic Voltage Scaling Techniques for Hard Real-Time Applications Optimal Integration of Inter-Task and Intra-Task Dynamic Voltage Scaling Techniques for Hard Real-Time Applications Jaewon Seo KAIST, Daejeon, KOREA jwseo@jupiter.kaist.ac.kr Taewhan Kim Seoul National

More information

RUN-TIME EFFICIENT FEASIBILITY ANALYSIS OF UNI-PROCESSOR SYSTEMS WITH STATIC PRIORITIES

RUN-TIME EFFICIENT FEASIBILITY ANALYSIS OF UNI-PROCESSOR SYSTEMS WITH STATIC PRIORITIES RUN-TIME EFFICIENT FEASIBILITY ANALYSIS OF UNI-PROCESSOR SYSTEMS WITH STATIC PRIORITIES Department for Embedded Systems/Real-Time Systems, University of Ulm {name.surname}@informatik.uni-ulm.de Abstract:

More information

Embedded Systems Development

Embedded Systems Development Embedded Systems Development Lecture 3 Real-Time Scheduling Dr. Daniel Kästner AbsInt Angewandte Informatik GmbH kaestner@absint.com Model-based Software Development Generator Lustre programs Esterel programs

More information

Lecture 13. Real-Time Scheduling. Daniel Kästner AbsInt GmbH 2013

Lecture 13. Real-Time Scheduling. Daniel Kästner AbsInt GmbH 2013 Lecture 3 Real-Time Scheduling Daniel Kästner AbsInt GmbH 203 Model-based Software Development 2 SCADE Suite Application Model in SCADE (data flow + SSM) System Model (tasks, interrupts, buses, ) SymTA/S

More information

Priority-driven Scheduling of Periodic Tasks (1) Advanced Operating Systems (M) Lecture 4

Priority-driven Scheduling of Periodic Tasks (1) Advanced Operating Systems (M) Lecture 4 Priority-driven Scheduling of Periodic Tasks (1) Advanced Operating Systems (M) Lecture 4 Priority-driven Scheduling Assign priorities to jobs, based on their deadline or other timing constraint Make scheduling

More information

Embedded Systems Design: Optimization Challenges. Paul Pop Embedded Systems Lab (ESLAB) Linköping University, Sweden

Embedded Systems Design: Optimization Challenges. Paul Pop Embedded Systems Lab (ESLAB) Linköping University, Sweden of /4 4 Embedded Systems Design: Optimization Challenges Paul Pop Embedded Systems Lab (ESLAB) Linköping University, Sweden Outline! Embedded systems " Example area: automotive electronics " Embedded systems

More information

Preemption-Aware Dynamic Voltage Scaling in Hard Real-Time Systems

Preemption-Aware Dynamic Voltage Scaling in Hard Real-Time Systems 14.4 Preemption-Aware Dynamic Voltage Scaling in Hard Real-Time Systems Woonseok Kim Jihong Kim Sang Lyul Min School of Computer Science and Engineering Seoul National University ENG4190, Seoul, Korea,

More information

Slack Reclamation for Real-Time Task Scheduling over Dynamic Voltage Scaling Multiprocessors

Slack Reclamation for Real-Time Task Scheduling over Dynamic Voltage Scaling Multiprocessors Slack Reclamation for Real-Time Task Scheduling over Dynamic Voltage Scaling Multiprocessors Jian-Jia Chen, Chuan-Yue Yang, and Tei-Wei Kuo Department of Computer Science and Information Engineering Graduate

More information

Real-Time Systems. Lecture #14. Risat Pathan. Department of Computer Science and Engineering Chalmers University of Technology

Real-Time Systems. Lecture #14. Risat Pathan. Department of Computer Science and Engineering Chalmers University of Technology Real-Time Systems Lecture #14 Risat Pathan Department of Computer Science and Engineering Chalmers University of Technology Real-Time Systems Specification Implementation Multiprocessor scheduling -- Partitioned

More information

Polynomial Time Algorithms for Minimum Energy Scheduling

Polynomial Time Algorithms for Minimum Energy Scheduling Polynomial Time Algorithms for Minimum Energy Scheduling Philippe Baptiste 1, Marek Chrobak 2, and Christoph Dürr 1 1 CNRS, LIX UMR 7161, Ecole Polytechnique 91128 Palaiseau, France. Supported by CNRS/NSF

More information

Process Scheduling for RTS. RTS Scheduling Approach. Cyclic Executive Approach

Process Scheduling for RTS. RTS Scheduling Approach. Cyclic Executive Approach Process Scheduling for RTS Dr. Hugh Melvin, Dept. of IT, NUI,G RTS Scheduling Approach RTS typically control multiple parameters concurrently Eg. Flight Control System Speed, altitude, inclination etc..

More information

Integer Linear Programming (ILP)

Integer Linear Programming (ILP) Integer Linear Programming (ILP) Zdeněk Hanzálek, Přemysl Šůcha hanzalek@fel.cvut.cz CTU in Prague March 8, 2017 Z. Hanzálek (CTU) Integer Linear Programming (ILP) March 8, 2017 1 / 43 Table of contents

More information

CIS 4930/6930: Principles of Cyber-Physical Systems

CIS 4930/6930: Principles of Cyber-Physical Systems CIS 4930/6930: Principles of Cyber-Physical Systems Chapter 11 Scheduling Hao Zheng Department of Computer Science and Engineering University of South Florida H. Zheng (CSE USF) CIS 4930/6930: Principles

More information

Scheduling Periodic Real-Time Tasks on Uniprocessor Systems. LS 12, TU Dortmund

Scheduling Periodic Real-Time Tasks on Uniprocessor Systems. LS 12, TU Dortmund Scheduling Periodic Real-Time Tasks on Uniprocessor Systems Prof. Dr. Jian-Jia Chen LS 12, TU Dortmund 08, Dec., 2015 Prof. Dr. Jian-Jia Chen (LS 12, TU Dortmund) 1 / 38 Periodic Control System Pseudo-code

More information

Online Energy-Aware I/O Device Scheduling for Hard Real-Time Systems with Shared Resources

Online Energy-Aware I/O Device Scheduling for Hard Real-Time Systems with Shared Resources Online Energy-Aware I/O Device Scheduling for Hard Real-Time Systems with Shared Resources Abstract The challenge in conserving energy in embedded real-time systems is to reduce power consumption while

More information

TOWARD THE PLACEMENT OF POWER MANAGEMENT POINTS IN REAL-TIME APPLICATIONS

TOWARD THE PLACEMENT OF POWER MANAGEMENT POINTS IN REAL-TIME APPLICATIONS Chapter 1 TOWARD THE PLACEMENT OF POWER MANAGEMENT POINTS IN REAL-TIME APPLICATIONS Nevine AbouGhazaleh, Daniel Mossé, Bruce Childers, Rami Melhem Department of Computer Science University of Pittsburgh

More information

Network Flows. CTU FEE Department of control engineering. March 28, 2017

Network Flows. CTU FEE Department of control engineering. March 28, 2017 Network Flows Zdeněk Hanzálek, Přemysl Šůcha hanzalek@fel.cvut.cz CTU FEE Department of control engineering March 28, 2017 Z. Hanzálek (CTU FEE) Network Flows March 28, 2017 1 / 44 Table of contents 1

More information

Online Work Maximization under a Peak Temperature Constraint

Online Work Maximization under a Peak Temperature Constraint Online Work Maximization under a Peak Temperature Constraint Thidapat Chantem Department of CSE University of Notre Dame Notre Dame, IN 46556 tchantem@nd.edu X. Sharon Hu Department of CSE University of

More information

Research Article Applying Dynamic Priority Scheduling Scheme to Static Systems of Pinwheel Task Model in Power-Aware Scheduling

Research Article Applying Dynamic Priority Scheduling Scheme to Static Systems of Pinwheel Task Model in Power-Aware Scheduling e Scientific World Journal, Article ID 58732, 9 pages http://dx.doi.org/.55/24/58732 Research Article Applying Dynamic Priority Scheduling Scheme to Static Systems of Pinwheel Task Model in Power-Aware

More information

Reducing Delay Uncertainty in Deeply Scaled Integrated Circuits Using Interdependent Timing Constraints

Reducing Delay Uncertainty in Deeply Scaled Integrated Circuits Using Interdependent Timing Constraints Reducing Delay Uncertainty in Deeply Scaled Integrated Circuits Using Interdependent Timing Constraints Emre Salman and Eby G. Friedman Department of Electrical and Computer Engineering University of Rochester

More information

Task assignment in heterogeneous multiprocessor platforms

Task assignment in heterogeneous multiprocessor platforms Task assignment in heterogeneous multiprocessor platforms Sanjoy K. Baruah Shelby Funk The University of North Carolina Abstract In the partitioned approach to scheduling periodic tasks upon multiprocessors,

More information

Supporting Read/Write Applications in Embedded Real-time Systems via Suspension-aware Analysis

Supporting Read/Write Applications in Embedded Real-time Systems via Suspension-aware Analysis Supporting Read/Write Applications in Embedded Real-time Systems via Suspension-aware Analysis Guangmo Tong and Cong Liu Department of Computer Science University of Texas at Dallas ABSTRACT In many embedded

More information

this reason, analysts are often concerned with designing a system that will be guaranteed to meet all deadlines of a real-time instance while minimizi

this reason, analysts are often concerned with designing a system that will be guaranteed to meet all deadlines of a real-time instance while minimizi Energy minimization techniques for real-time scheduling on multiprocessor platforms Λ Shelby Funk y Joël Goossens z Sanjoy Baruah y October 1, 2001 Abstract The scheduling of systems of periodic tasks

More information

An Efficient Energy-Optimal Device-Scheduling Algorithm for Hard Real-Time Systems

An Efficient Energy-Optimal Device-Scheduling Algorithm for Hard Real-Time Systems Proc. Of WTR 2004 6 th Brazilian Workshop on Real-Time Systems May 14 th, 2004 An Efficient Energy-Optimal Device-Scheduling Algorithm for Hard Real-Time Systems S. Chakravarthula 2 S.S. Iyengar* Microsoft,

More information

CPU SCHEDULING RONG ZHENG

CPU SCHEDULING RONG ZHENG CPU SCHEDULING RONG ZHENG OVERVIEW Why scheduling? Non-preemptive vs Preemptive policies FCFS, SJF, Round robin, multilevel queues with feedback, guaranteed scheduling 2 SHORT-TERM, MID-TERM, LONG- TERM

More information

Multiprocessor Scheduling of Age Constraint Processes

Multiprocessor Scheduling of Age Constraint Processes Multiprocessor Scheduling of Age Constraint Processes Lars Lundberg Department of Computer Science, University of Karlskrona/Ronneby, Soft Center, S-372 25 Ronneby, Sweden, email: Lars.Lundberg@ide.hk-r.se

More information

Tardiness Bounds under Global EDF Scheduling on a Multiprocessor

Tardiness Bounds under Global EDF Scheduling on a Multiprocessor Tardiness ounds under Global EDF Scheduling on a Multiprocessor UmaMaheswari C. Devi and James H. Anderson Department of Computer Science The University of North Carolina at Chapel Hill Abstract This paper

More information

A 2-Approximation Algorithm for Scheduling Parallel and Time-Sensitive Applications to Maximize Total Accrued Utility Value

A 2-Approximation Algorithm for Scheduling Parallel and Time-Sensitive Applications to Maximize Total Accrued Utility Value A -Approximation Algorithm for Scheduling Parallel and Time-Sensitive Applications to Maximize Total Accrued Utility Value Shuhui Li, Miao Song, Peng-Jun Wan, Shangping Ren Department of Engineering Mechanics,

More information

Real-time Scheduling of Periodic Tasks (1) Advanced Operating Systems Lecture 2

Real-time Scheduling of Periodic Tasks (1) Advanced Operating Systems Lecture 2 Real-time Scheduling of Periodic Tasks (1) Advanced Operating Systems Lecture 2 Lecture Outline Scheduling periodic tasks The rate monotonic algorithm Definition Non-optimality Time-demand analysis...!2

More information

Exam Spring Embedded Systems. Prof. L. Thiele

Exam Spring Embedded Systems. Prof. L. Thiele Exam Spring 20 Embedded Systems Prof. L. Thiele NOTE: The given solution is only a proposal. For correctness, completeness, or understandability no responsibility is taken. Sommer 20 Eingebettete Systeme

More information

The shortest path tour problem: problem definition, modeling, and optimization

The shortest path tour problem: problem definition, modeling, and optimization The shortest path tour problem: problem definition, modeling, and optimization Paola Festa Department of Mathematics and Applications, University of apoli FEDERICO II Compl. MSA, Via Cintia, 86 apoli,

More information

Optimal Admission Control of Discrete Event Systems with Real-Time Constraints

Optimal Admission Control of Discrete Event Systems with Real-Time Constraints Proceedings of the 46th IEEE Conference on Decision and Control New Orleans, LA, USA, Dec. 12-14, 27 Optimal Admission Control of Discrete Event Systems with Real-Time Constraints Jianfeng Mao and Christos

More information

CPU Scheduling. CPU Scheduler

CPU Scheduling. CPU Scheduler CPU Scheduling These slides are created by Dr. Huang of George Mason University. Students registered in Dr. Huang s courses at GMU can make a single machine readable copy and print a single copy of each

More information

Real-time Systems: Scheduling Periodic Tasks

Real-time Systems: Scheduling Periodic Tasks Real-time Systems: Scheduling Periodic Tasks Advanced Operating Systems Lecture 15 This work is licensed under the Creative Commons Attribution-NoDerivatives 4.0 International License. To view a copy of

More information

Schedulability of Periodic and Sporadic Task Sets on Uniprocessor Systems

Schedulability of Periodic and Sporadic Task Sets on Uniprocessor Systems Schedulability of Periodic and Sporadic Task Sets on Uniprocessor Systems Jan Reineke Saarland University July 4, 2013 With thanks to Jian-Jia Chen! Jan Reineke July 4, 2013 1 / 58 Task Models and Scheduling

More information

Non-Preemptive and Limited Preemptive Scheduling. LS 12, TU Dortmund

Non-Preemptive and Limited Preemptive Scheduling. LS 12, TU Dortmund Non-Preemptive and Limited Preemptive Scheduling LS 12, TU Dortmund 09 May 2017 (LS 12, TU Dortmund) 1 / 31 Outline Non-Preemptive Scheduling A General View Exact Schedulability Test Pessimistic Schedulability

More information

Scheduling Slack Time in Fixed Priority Pre-emptive Systems

Scheduling Slack Time in Fixed Priority Pre-emptive Systems Scheduling Slack Time in Fixed Priority Pre-emptive Systems R.I.Davis Real-Time Systems Research Group, Department of Computer Science, University of York, England. ABSTRACT This report addresses the problem

More information

Energy-aware scheduling for GreenIT in large-scale distributed systems

Energy-aware scheduling for GreenIT in large-scale distributed systems Energy-aware scheduling for GreenIT in large-scale distributed systems 1 PASCAL BOUVRY UNIVERSITY OF LUXEMBOURG GreenIT CORE/FNR project Context and Motivation Outline 2 Problem Description Proposed Solution

More information

Static priority scheduling

Static priority scheduling Static priority scheduling Michal Sojka Czech Technical University in Prague, Faculty of Electrical Engineering, Department of Control Engineering November 8, 2017 Some slides are derived from lectures

More information

Spare CASH: Reclaiming Holes to Minimize Aperiodic Response Times in a Firm Real-Time Environment

Spare CASH: Reclaiming Holes to Minimize Aperiodic Response Times in a Firm Real-Time Environment Spare CASH: Reclaiming Holes to Minimize Aperiodic Response Times in a Firm Real-Time Environment Deepu C. Thomas Sathish Gopalakrishnan Marco Caccamo Chang-Gun Lee Abstract Scheduling periodic tasks that

More information

Lecture Note #6: More on Task Scheduling EECS 571 Principles of Real-Time Embedded Systems Kang G. Shin EECS Department University of Michigan

Lecture Note #6: More on Task Scheduling EECS 571 Principles of Real-Time Embedded Systems Kang G. Shin EECS Department University of Michigan Lecture Note #6: More on Task Scheduling EECS 571 Principles of Real-Time Embedded Systems Kang G. Shin EECS Department University of Michigan Note 6-1 Mars Pathfinder Timing Hiccups? When: landed on the

More information

Lecture 6. Real-Time Systems. Dynamic Priority Scheduling

Lecture 6. Real-Time Systems. Dynamic Priority Scheduling Real-Time Systems Lecture 6 Dynamic Priority Scheduling Online scheduling with dynamic priorities: Earliest Deadline First scheduling CPU utilization bound Optimality and comparison with RM: Schedulability

More information

Aperiodic Task Scheduling

Aperiodic Task Scheduling Aperiodic Task Scheduling Jian-Jia Chen (slides are based on Peter Marwedel) TU Dortmund, Informatik 12 Germany Springer, 2010 2017 年 11 月 29 日 These slides use Microsoft clip arts. Microsoft copyright

More information

Che-Wei Chang Department of Computer Science and Information Engineering, Chang Gung University

Che-Wei Chang Department of Computer Science and Information Engineering, Chang Gung University Che-Wei Chang chewei@mail.cgu.edu.tw Department of Computer Science and Information Engineering, Chang Gung University } 2017/11/15 Midterm } 2017/11/22 Final Project Announcement 2 1. Introduction 2.

More information

Segment-Fixed Priority Scheduling for Self-Suspending Real-Time Tasks

Segment-Fixed Priority Scheduling for Self-Suspending Real-Time Tasks Segment-Fixed Priority Scheduling for Self-Suspending Real-Time Tasks Junsung Kim, Björn Andersson, Dionisio de Niz, and Raj Rajkumar Carnegie Mellon University 2/31 Motion Planning on Self-driving Parallel

More information

Real-Time Scheduling. Real Time Operating Systems and Middleware. Luca Abeni

Real-Time Scheduling. Real Time Operating Systems and Middleware. Luca Abeni Real Time Operating Systems and Middleware Luca Abeni luca.abeni@unitn.it Definitions Algorithm logical procedure used to solve a problem Program formal description of an algorithm, using a programming

More information

Maximum Achievable Gain of a Two Port Network

Maximum Achievable Gain of a Two Port Network Maximum Achievable Gain of a Two Port Network Ali Niknejad Siva Thyagarajan Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2016-15 http://www.eecs.berkeley.edu/pubs/techrpts/2016/eecs-2016-15.html

More information

There are three priority driven approaches that we will look at

There are three priority driven approaches that we will look at Priority Driven Approaches There are three priority driven approaches that we will look at Earliest-Deadline-First (EDF) Least-Slack-Time-first (LST) Latest-Release-Time-first (LRT) 1 EDF Earliest deadline

More information

Clock Skew Scheduling in the Presence of Heavily Gated Clock Networks

Clock Skew Scheduling in the Presence of Heavily Gated Clock Networks Clock Skew Scheduling in the Presence of Heavily Gated Clock Networks ABSTRACT Weicheng Liu, Emre Salman Department of Electrical and Computer Engineering Stony Brook University Stony Brook, NY 11794 [weicheng.liu,

More information

Schedulability analysis of global Deadline-Monotonic scheduling

Schedulability analysis of global Deadline-Monotonic scheduling Schedulability analysis of global Deadline-Monotonic scheduling Sanjoy Baruah Abstract The multiprocessor Deadline-Monotonic (DM) scheduling of sporadic task systems is studied. A new sufficient schedulability

More information

Scheduling periodic Tasks on Multiple Periodic Resources

Scheduling periodic Tasks on Multiple Periodic Resources Scheduling periodic Tasks on Multiple Periodic Resources Xiayu Hua, Zheng Li, Hao Wu, Shangping Ren* Department of Computer Science Illinois Institute of Technology Chicago, IL 60616, USA {xhua, zli80,

More information

Networked Embedded Systems WS 2016/17

Networked Embedded Systems WS 2016/17 Networked Embedded Systems WS 2016/17 Lecture 2: Real-time Scheduling Marco Zimmerling Goal of Today s Lecture Introduction to scheduling of compute tasks on a single processor Tasks need to finish before

More information

The Concurrent Consideration of Uncertainty in WCETs and Processor Speeds in Mixed Criticality Systems

The Concurrent Consideration of Uncertainty in WCETs and Processor Speeds in Mixed Criticality Systems The Concurrent Consideration of Uncertainty in WCETs and Processor Speeds in Mixed Criticality Systems Zhishan Guo and Sanjoy Baruah Department of Computer Science University of North Carolina at Chapel

More information

Energy Reduction Techniques for Systemswith Non-DVS Components

Energy Reduction Techniques for Systemswith Non-DVS Components Energy Reduction Techniques for Systemswith Non-DVS Components Chuan-Yue Yang, Jian-Jia Chen, Tei-Wei Kuo, Lothar Thiele Department of Computer Science and Information Engineering National Taiwan University,

More information

An Efficient Algorithm for Computing Robust Minimum Capacity s-t Cuts

An Efficient Algorithm for Computing Robust Minimum Capacity s-t Cuts An Efficient Algorithm for Computing Robust Minimum Capacity s-t Cuts Doug Altner H. Milton Stewart School of Industrial and Systems Engineering Georgia Institute of Technology 765 Ferst Drive NW, Atlanta,

More information

On Scheduling Soft Real-Time Tasks with Lock-Free Synchronization for Embedded Devices

On Scheduling Soft Real-Time Tasks with Lock-Free Synchronization for Embedded Devices On Scheduling Soft Real-Time Tasks with Lock-Free Synchronization for Embedded Devices Shouwen Lai, Binoy Ravindran, Hyeonjoong Cho ABSTRACT ECE Dept, Virginia Tech Blacksburg, VA 2406, USA {swlai,binoy}@vtedu

More information

Adding Flexibility to Russian Doll Search

Adding Flexibility to Russian Doll Search Adding Flexibility to Russian Doll Search Margarita Razgon and Gregory M. Provan Department of Computer Science, University College Cork, Ireland {m.razgon g.provan}@cs.ucc.ie Abstract The Weighted Constraint

More information

Some results on max-min fair routing

Some results on max-min fair routing Some results on max-min fair routing Dritan Nace, Linh Nhat Doan University of Technology of Compiegne. Laboratory Heudiasyc UMR CNRS 6599, 60205 Compiègne Cedex, France. Phone: 00 33 344234302, fax: 00

More information

End-to-End Scheduling to Meet Deadlines in Distributed Systems

End-to-End Scheduling to Meet Deadlines in Distributed Systems Appeared in: Proceedings of the 12th International Conference on Distributed Computing Systems, Yokohama, Japan, June 1992, pages 452--459. End-to-End Scheduling to Meet Deadlines in Distributed Systems

More information