Symbol Parameter Max. Units I TC = 25 C Continuous Drain Current, V 10V I DM Pulsed Drain Current

Similar documents
SSF8NP60U. Main Product Characteristics: 600V V DSS. 0.73Ω (typ.) Features and Benefits: Description: Absolute max Rating:

SSF7NS65UF 650V N-Channel MOSFET

SSF65R580F. Main Product Characteristics 700V. V J max. 0.52Ω (typ.) I D 8.0A TO-220F. Features and Benefits. Description

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 30 V V GS Gate-Source Voltage ±20 V

P-Channel Enhancement Mode Mosfet

P-Channel Enhancement Mode Mosfet

Features. Symbol Parameter Rating Units V DS Drain-Source Voltage 600 V V GS Gate-Source Voltage ±30 V

AO3411 P-Channel Enhancement Mode Field Effect Transistor

IRF5851. HEXFET Power MOSFET. Ultra Low On-Resistance Dual N and P Channel MOSFET Surface Mount Available in Tape & Reel Low Gate Charge.

N- & P-Channel Enhancement Mode Field Effect Transistor

AO7401 P-Channel Enhancement Mode Field Effect Transistor

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

N-channel TrenchMOS logic level FET

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

PPM3T60V2 P-Channel MOSFET

IRLML2030TRPbF HEXFET Power MOSFET

SPECIFICATIONS (T J = 25 C, unless otherwise noted)

A I DM W/ C V GS. Thermal Resistance Symbol Parameter Typ. Max. Units

AON4605 Complementary Enhancement Mode Field Effect Transistor

A I DM. W/ C V GS Gate-to-Source Voltage ± 20. Thermal Resistance Symbol Parameter Typ. Max. Units

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

AO4620 Complementary Enhancement Mode Field Effect Transistor

SIPMOS Power-Transistor

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS logic level FET

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

OptiMOS -5 Power-Transistor

OptiMOS 2 Small-Signal-Transistor

OptiMOS 2 Small-Signal-Transistor

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

OptiMOS P2 Small-Signal-Transistor

OptiMOS 2 Power-Transistor

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

OptiMOS -T Power-Transistor

OptiMOS 3 Power-Transistor

OptiMOS 3 M-Series Power-MOSFET

A I DM. W/ C V GS Gate-to-Source Voltage ± 16. Thermal Resistance Symbol Parameter Typ. Max. Units

PSMN002-25P; PSMN002-25B

AO4802 Dual N-Channel Enhancement Mode Field Effect Transistor

OptiMOS 3 M-Series Power-MOSFET

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

60 V, 0.3 A N-channel Trench MOSFET

OptiMOS 3 Power-MOSFET

OptiMOS -5 Power-Transistor

SIPMOS Small-Signal-Transistor

PHP110NQ08T. N-channel TrenchMOS standard level FET

Complementary (N- and P-Channel) MOSFET

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

AOP606 Complementary Enhancement Mode Field Effect Transistor

OptiMOS 2 Power-Transistor

OptiMOS Small-Signal-Transistor

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

OptiMOS 3 Power-MOSFET

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

OptiMOS 3 Power-Transistor

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

AO4607, AO4607L(Lead-Free) Complementary Enhancement Mode Field Effect Transistor

PHB108NQ03LT. N-channel TrenchMOS logic level FET

OptiMOS -T2 Power-Transistor

OptiMOS 3 Power-MOSFET

OptiMOS Power-Transistor


SPN01N60C3. Cool MOS Power Transistor V T jmax 650 V

AO V Dual P + N-Channel MOSFET

OptiMOS -T2 Power-Transistor Product Summary

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

500V N-Channel MOSFET

OptiMOS TM -T2 Power-Transistor

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

OptiMOS 2 Power-Transistor

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

OptiMOS -P2 Power-Transistor

OptiMOS -P Small-Signal-Transistor

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

OptiMOS 3 Power-Transistor

OptiMOS TM 3 Power-Transistor

OptiMOS 2 Power-Transistor

OptiMOS -T2 Power-Transistor

Max Q1. Symbol V GS I DM 15 I DSM 7.8 I AS E AS V SPIKE P D 2.5 P DSM. Junction and Storage Temperature Range T J, T STG

OptiMOS 2 Power-Transistor

OptiMOS -P Small-Signal-Transistor

OptiMOS TM Power-MOSFET

OptiMOS -P2 Power-Transistor Product Summary

OptiMOS TM 3 Power-Transistor

N-channel TrenchMOS standard level FET

OptiMOS -5 Power-Transistor

OptiMOS -T2 Power-Transistor

N-Channel ENHANCEMENT MODE POWER MOSFET 0V

OptiMOS 3 Power-Transistor

SPP20N60S5. Cool MOS Power Transistor V DS 600 V

OptiMOS -T2 Power-Transistor

BUK B. N-channel TrenchMOS logic level FET

OptiMOS -5 Power-Transistor

OptiMOS 3 Power-Transistor

Transcription:

Main Product Characteristics: V DSS 60V R DS (on) 70mΩ(typ) I D 2.7A SOT23 Marking and pin Assignment Schematic diagram Features and Benefits: Advanced MOSFET process technology Special designed for PWM, load switching and general purpose applications Ultra low on-resistance with low gate charge Fast switching and reverse body recovery 150 operating temperature Description: It utilizes the latest trench processing techniques to achieve the high cell density and reduces the on-resistance with high repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in power switching application and a wide variety of other applications Absolute max Rating: Symbol Parameter Max. Units I D @ TC = 25 C Continuous Drain Current, V GS @ 10V 2.7 1 I DM Pulsed Drain Current 2 10.8 A P D @TC = 25 C Power Dissipation 3 1.25 W Linear Derating Factor 0.01 W/ C V DS Drain-Source Voltage 60 V V GS Gate-to-Source Voltage ± 20 V T J T STG Operating Junction and Storage Temperature Range -55 to + 150 C Silikron Semiconductor CO.,LTD. 2012.02.01 Version : 1.0 page 1 of 7

Thermal Resistance Symbol Characterizes Typ. Max. Units R θja Junction-to-Ambient (t 10s)4 99 Junction-to-Ambient (PCB mounted, steady-state) 4 100 /W Electrical Characterizes @T A =25 unless otherwise specified Symbol Parameter Min. Typ. Max. Units Conditions V (BR)DSS Drain-to-Source breakdown voltage 60 V V GS = 0V, I D = 250μA R DS(on) Static Drain-to-Source on-resistance 70 92 mω V GS=10V,I D = 2.7A V GS(th) Gate threshold voltage 1 2.5 V V DS = V GS, I D = 250μA I DSS Drain-to-Source leakage current 1 μa V DS =60V, V GS =0V Gate-to-Source forward leakage 100 V GS =20V I GSS na Gate-to-Source reverse leakage -100 V GS = -20V Q g Total gate charge 12 I D = 4A Q gs Gate-to-Source charge 3.5 nc V DD=40V Q gd Gate-to-Drain("Miller") charge 3.7 V GS = 10V t d(on) Turn-on delay time 9.2 V GS=10V, t r Rise time 16.7 V DS =25V, ns t d(off) Turn-Off delay time 35.4 R GEN=50Ω t f Fall time 8.6 I D =1.2A C iss Input capacitance 641 V GS = 0V C oss Output capacitance 48 pf V DS = 25V C rss Reverse transfer capacitance 38 ƒ =1MHz Source-Drain Ratings and Characteristics I S I SM Symbol Parameter Min. Typ. Max. Units Conditions Continuous Source Current MOSFET symbol 2.7 1 A (Body Diode) showing the Pulsed Source Current integral reverse 10.8 A (Body Diode) p-n junction diode. VSD Diode Forward Voltage 0.85 1.3 V I S=2.7A, V GS=0V,T J= 25 C Silikron Semiconductor CO.,LTD. 2012.02.01 Version : 1.0 page 2 of 7

Test circuits and Waveforms: Switch Waveforms: Notes: 1Calculated continuous current based on maximum allowable junction temperature. Package limitation current is 75A. 2Repetitive rating; pulse width limited by max. junction temperature. 3The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance. 4The value of R θja is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with TA =25 C 5These curves are based on the junction-to-case thermal impedence which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T J(MAX) =175 C. Silikron Semiconductor CO.,LTD. 2012.02.01 Version : 1.0 page 3 of 7

Thermal characteristics: SSF6092G1 Fig 1. Typical Effective Transient Thermal Impedance, Junction-to-Ambient Silikron Semiconductor CO.,LTD. 2012.02.01 Version : 1.0 page 4 of 7

Mechanical Data: SOT-23 PACKAGE OUTLINE DIMENSION Symbol Dimension In Millimeters Dimension In Inches Min Max Min Max A 0.900 1.150 0.035 0.045 A1 0.000 0.100 0.000 0.004 A2 0.900 1.050 0.035 0.041 b 0.300 0.500 0.012 0.020 c 0.080 0.150 0.003 0.006 D 2.800 3.000 0.110 0.118 E 1.200 1.400 0.047 0.055 E1 2.250 2.550 0.089 0.100 e 0.95TYP 0.037TYP e1 1.800 2.000 0.071 0.079 L 0.55REF 0.022REF L1 0.300 0.500 0.012 0.020 θ 0 0 8 0 0 0 8 0 Silikron Semiconductor CO.,LTD. 2012.02.01 Version : 1.0 page 5 of 7

Ordering and Marking Information SSF6092G1 Device Marking: 6092 Package (Available) SOT23 Operating Temperature Range C : -55 to 150 ºC Devices per Unit Package Type Units/ Tape Tapes/Inner Units/Inner Inner es/carton Units/Carton SOT23 3000 10 30000 4 120000 Reliability Test Program Test Item Conditions Duration Sample Size High Temperature Reverse Bias(HTRB) High Temperature Gate Bias(HTGB) T j =125 to 150 @ 80% of Max V DSS /V CES /VR T j =150 @ 100% of Max V GSS 168 hours 500 hours 1000 hours 168 hours 500 hours 1000 hours 3 lots x 77 devices 3 lots x 77 devices Silikron Semiconductor CO.,LTD. 2012.02.01 Version : 1.0 page 6 of 7

ATTENTION: Any and all Silikron products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your Silikron representative nearest you before using any Silikron products described or contained herein in such applications. Silikron assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all Silikron products described or contained herein. Specifications of any and all Silikron products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer s products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer s products or equipment. Silikron Semiconductor CO.,LTD. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all Silikron products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of Silikron Semiconductor CO.,LTD. Information (including circuit diagrams and circuit parameters) herein is for example only ; it is not guaranteed for volume production. Silikron believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the Silikron product that you intend to use. This catalog provides information as of Dec, 2008. Specifications and information herein are subject to change without notice. Customer Service Worldwide Sales and Service: Sales@silikron.com Technical Support: Technical@silikron.com Suzhou Silikron Semiconductor Corp. 11A, 428 Xinglong Street, Suzhou Industrial Park, P.R.China TEL: (86-512) 62560688 FAX: (86-512) 65160705 E-mail: Sales@silikron.com Silikron Semiconductor CO.,LTD. 2012.02.01 Version : 1.0 page 7 of 7