2N7002T. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

Similar documents
2N7002F. 1. Product profile. 2. Pinning information. N-channel TrenchMOS FET. 1.1 General description. 1.2 Features. 1.

PMWD16UN. 1. Product profile. 2. Pinning information. Dual N-channel µtrenchmos ultra low level FET. 1.1 General description. 1.

PMV65XP. 1. Product profile. 2. Pinning information. P-channel TrenchMOS extremely low level FET. 1.1 General description. 1.

PHT6N06T. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

µtrenchmos standard level FET Low on-state resistance in a small surface mount package. DC-to-DC primary side switching.

PMN40LN. 1. Description. 2. Features. 3. Applications. 4. Pinning information. TrenchMOS logic level FET

N-channel µtrenchmos ultra low level FET. Top view MBK090 SOT416 (SC-75)

IRFR Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field effect transistor

TrenchMOS technology Very fast switching Logic level compatible Subminiature surface mount package.

PMV40UN. 1. Product profile. 2. Pinning information. TrenchMOS ultra low level FET. 1.1 Description. 1.2 Features. 1.

PHD110NQ03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PMV56XN. 1. Product profile. 2. Pinning information. µtrenchmos extremely low level FET. 1.1 Description. 1.2 Features. 1.

TrenchMOS ultra low level FET

PHP/PHD3055E. TrenchMOS standard level FET. Product availability: PHP3055E in SOT78 (TO-220AB) PHD3055E in SOT428 (D-PAK).

PSMN002-25P; PSMN002-25B

SI Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN004-60P/60B. PSMN004-60P in SOT78 (TO-220AB) PSMN004-60B in SOT404 (D 2 -PAK).

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHP/PHB/PHD45N03LTA. TrenchMOS logic level FET

N-channel enhancement mode Field-Effect Transistor (FET) in a small SOT23 (TO-236AB) Surface-Mounted Device (SMD) plastic package using

N-channel TrenchMOS logic level FET

PHP/PHB174NQ04LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 Description. 1.2 Features. 1.

PHP/PHB/PHD55N03LTA. TrenchMOS Logic Level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHM21NQ15T. TrenchMOS standard level FET

BUK A. 1. Product profile. 2. Pinning information. TrenchMOS standard level FET. 1.1 Description. 1.2 Features. 1.

PHP7NQ60E; PHX7NQ60E

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

DATA SHEET. BSN304 N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 17

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

DATA SHEET. BSS192 P-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1997 Jun 20

N-channel TrenchMOS logic level FET

DATA SHEET. BSN254; BSN254A N-channel enhancement mode vertical D-MOS transistor DISCRETE SEMICONDUCTORS

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BF545A; BF545B; BF545C

PSMN006-20K. N-channel TrenchMOS SiliconMAX ultra low level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

BUK71/ AIE. TrenchPLUS standard level FET. BUK AIE in SOT426 (D 2 -PAK) BUK AIE in SOT263B (TO-220AB).

PHB108NQ03LT. N-channel TrenchMOS logic level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance Low conduction losses due to low on-state resistance

BUK9Y53-100B. N-channel TrenchMOS logic level FET. Table 1. Pinning Pin Description Simplified outline Symbol 1, 2, 3 source (S) 4 gate (G)

PSMN005-75B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

PSMN B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

N-channel TrenchMOS standard level FET. High noise immunity due to high gate threshold voltage

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN004-60B. N-channel TrenchMOS SiliconMAX standard level FET. High frequency computer motherboard DC-to-DC convertors

BUK71/ ATE. TrenchPLUS standard level FET. BUK ATE in SOT426 (D 2 -PAK) BUK ATE in SOT263B (TO-220AB).

BUK B. N-channel TrenchMOS standard level FET

N-channel TrenchMOS logic level FET

N-channel TrenchMOS ultra low level FET. Higher operating power due to low thermal resistance Interfaces directly with low voltage gate drivers

BSH Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

60 V, 0.3 A N-channel Trench MOSFET

BUK71/ AIE. TrenchPLUS standard level FET

PHP110NQ08T. N-channel TrenchMOS standard level FET

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN4R3-30PL. N-channel 30 V 4.3 mω logic level MOSFET. High efficiency due to low switching and conduction losses

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

PSMN013-80YS. N-channel LFPAK 80 V 12.9 mω standard level MOSFET

BUK B. N-channel TrenchMOS logic level FET

DATA SHEET. PH2369 NPN switching transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr Oct 11.

BUK A. N-channel TrenchMOS standard level FET

PSMN4R5-40PS. N-channel 40 V 4.6 mω standard level MOSFET. High efficiency due to low switching and conduction losses

DATA SHEET. BC369 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Nov 20.

PSMN2R6-40YS. N-channel LFPAK 40 V 2.8 mω standard level MOSFET

P-channel enhancement mode MOS transistor

PSMN8R3-40YS. N-channel LFPAK 40 V 8.6 mω standard level MOSFET

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Apr 09

DATA SHEET. BC368 NPN medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Dec 01.

DATA SHEET. BC846; BC847; BC848 NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Feb 04

N-channel TrenchMOS logic level FET

NPN/PNP low V CEsat Breakthrough in Small Signal (BISS) transistor pair in a SOT457 (SC-74) Surface Mounted Device (SMD) plastic package.

DISCRETE SEMICONDUCTORS DATA SHEET M3D071. BAT74 Schottky barrier double diode. Product specification Supersedes data of 1996 Mar 19.

N-channel TrenchMOS standard level FET

DISCRETE SEMICONDUCTORS DATA SHEET. PMBT3906 PNP switching transistor. Product specification Supersedes data of 1999 Apr 27.

DATA SHEET. BC856; BC857; BC858 PNP general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 12

PSMN1R3-30YL. N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

DATA SHEET. PBSS5350D 50 V low V CEsat PNP transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 13.

DATA SHEET. PBSS4250X 50 V, 2 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2003 Jun 17

DATA SHEET. BCP69 PNP medium power transistor; 20 V, 1 A DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2002 Nov 15.

DISCRETE SEMICONDUCTORS DATA SHEET. book, halfpage M3D302. PBSS4240DPN 40 V low V CEsat NPN/PNP transistor. Product specification 2003 Feb 20

DATA SHEET. PBSS4480X 80 V, 4 A NPN low V CEsat (BISS) transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2004 Aug 5

DATA SHEET. PEMD48; PUMD48 NPN/PNP resistor-equipped transistors; R1 = 47 kω, R2 = 47 kω and R1 = 2.2 kω, R2 = 47 kω DISCRETE SEMICONDUCTORS

N-channel 30 V 1.3 mω logic level MOSFET in LFPAK

DATA SHEET. PBSS4540Z 40 V low V CEsat NPN transistor DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 2001 Jul Nov 14.

DATA SHEET. BC846W; BC847W; BC848W NPN general purpose transistors DISCRETE SEMICONDUCTORS. Product specification Supersedes data of 1999 Apr 23

PHD71NQ03LT. N-channel TrenchMOS logic level FET. Simple gate drive required due to low gate charge

The 74HC21 provide the 4-input AND function.

PHT4NQ10LT. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

DISCRETE SEMICONDUCTORS DATA SHEET. PMMT591A PNP BISS transistor. Product specification Supersedes data of 2001 Jun 11.

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

PSMN K. 1. Description. 2. Features. 3. Applications. 4. Pinning information. N-channel enhancement mode field-effect transistor

BUK A. N-channel TrenchMOS logic level FET

BUK A. Low conduction losses due to low on-state resistance Q101 compliant Suitable for logic level gate drive sources

In data sheets and application notes which still contain NXP or Philips Semiconductors references, use the references to Nexperia, as shown below.

FEATURES SYMBOL QUICK REFERENCE DATA

N-channel TrenchMOS standard level FET. Higher operating power due to low thermal resistance

Transcription:

Rev. 1 17 November 25 Product data sheet 1. Product profile 1.1 General description N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. 1.2 Features Logic level threshold compatible Surface-mounted package Very fast switching TrenchMOS technology 1.3 Applications Logic level translator High-speed line driver 1.4 Quick reference data V DS 6 V R DSon 5 Ω I D 3 ma P tot.83 W 2. Pinning information Table 1: Pinning Pin Description Simplified outline Symbol 1 gate (G) 2 source (S) 3 3 drain (D) 1 2 SOT23 D G mbb76 S

3. Ordering information Table 2: Ordering information Type number Package Name Description Version TO-236AB plastic surface mounted package; 3 leads SOT23 4. Limiting values Table 3: Limiting values In accordance with the Absolute Maximum Rating System (IEC 6134). Symbol Parameter Conditions Min Max Unit V DS drain-source voltage 25 C T j 15 C - 6 V V DGR drain-gate voltage (DC) 25 C T j 15 C; R GS =2kΩ - 6 V V GS gate-source voltage - ±3 V V GSM peak gate-source voltage t p 5 µs; pulsed; duty cycle = 25 % - ±4 V I D drain current T sp =25 C; V GS = 1 V; see Figure 2 and 3-3 ma T sp = 1 C; V GS = 1 V; see Figure 2-19 ma I DM peak drain current T sp =25 C; pulsed; t p 1 µs; see Figure 3-1.2 A P tot total power dissipation T sp =25 C; see Figure 1 -.83 W T stg storage temperature 65 +15 C T j junction temperature 65 +15 C Source-drain diode I S source current T sp =25 C - 3 ma I SM peak source current T sp =25 C; pulsed; t p 1 µs - 1.2 A _1 Product data sheet Rev. 1 17 November 25 2 of 12

12 3aa17 12 3aa25 P der (%) I der (%) 8 8 4 4 5 1 15 2 T sp ( C) 5 1 15 2 T sp ( C) P der P tot I D = ------------------------ 1 % I P der = -------------------- 1 % I tot ( 25 C ) D25 ( C ) Fig 1. Normalized total power dissipation as a function of solder point temperature Fig 2. Normalized continuous drain current as a function of solder point temperature 1 I D (A) T sp = 25 C 3aa3 1 Limit R DSon = V DS / I D t p = 1 µs 1 µs 1-1 DC 1 ms 1 ms 1 ms 1-2 1 1 1 2 V DS (V) Fig 3. T sp =25 C; I DM is single pulse Safe operating area; continuous and peak drain currents as a function of drain-source voltage _1 Product data sheet Rev. 1 17 November 25 3 of 12

5. Thermal characteristics Table 4: Thermal characteristics Symbol Parameter Conditions Min Typ Max Unit R th(j-sp) thermal resistance from junction to solder point see Figure 4 - - 15 K/W R th(j-a) thermal resistance from junction to ambient [1] - - 35 K/W [1] Mounted on a printed-circuit board; minimum footprint; vertical in still air 1 3 3aa1 Z th(j-sp) (K/W) 1 2 δ =.5 1.2.1.2 1.5 single pulse P t p δ = T 1-1 1-5 1-4 1-3 1-2 1-1 1 1 t p (s) t p T t Fig 4. Transient thermal impedance from junction to solder point as a function of pulse duration _1 Product data sheet Rev. 1 17 November 25 4 of 12

6. Characteristics Table 5: Characteristics T j =25 C unless otherwise specified. Symbol Parameter Conditions Min Typ Max Unit Static characteristics V (BR)DSS drain-source breakdown I D = 25 µa; V GS =V voltage T j =25 C 6 - - V T j = 55 C 55 - - V V GS(th) gate-source threshold voltage I D = 1 ma; V DS =V GS ; see Figure 9 and 1 T j =25 C 1 2 2.5 V T j = 15 C.6 - - V T j = 55 C - - 2.75 V I DSS drain leakage current V DS =48V; V GS =V T j =25 C -.1 1 µa T j = 15 C - - 1 µa I GSS gate leakage current V GS = ±15 V; V DS = V - 1 1 na R DSon drain-source on-state resistance V GS = 1 V; I D = 5 ma; see Figure 6 and 8 T j =25 C - 2.8 5 Ω T j = 15 C - - 9.25 Ω V GS = 4.5 V; I D = 75 ma; see Figure 6 and 8-3.8 5.3 Ω Dynamic characteristics g fs transfer conductance V GS = 1 V; I D = 2 ma; see Figure 11 1 3 - ms C iss input capacitance V GS =V; V DS = 1 V; f = 1 MHz; see - 25 4 pf C oss output capacitance Figure 12-18 3 pf C rss reverse transfer capacitance - 7.5 1 pf t on turn-on time V DS =5V; R L = 25 Ω; V GS =1V; - 3 1 ns t off turn-off time R G =5Ω; R GS =5Ω - 12 12 ns Source-drain diode V SD source-drain voltage I S = 3 ma; V GS = V; see Figure 13 -.85 1.5 V t rr reverse recovery time I S = 3 ma; di S /dt = 1 A/µs; V GS =V - 3 - ns Q r recovered charge - 3 - nc _1 Product data sheet Rev. 1 17 November 25 5 of 12

.8 I D (A).6 3aa4 T j = 25 C V GS (V) = 1 1 R DSon (Ω) 8 3 3.5 3aa5 T j = 25 C 4.5 6 4.4 4 4 4.5.2 3.5 3 2 V GS (V) = 1.4.8 1.2 1.6 2 V DS (V).2.4.6.8 I D (A) T j =25 C T j =25 C Fig 5. Output characteristics: drain current as a function of drain-source voltage; typical values Fig 6. Drain-source on-state resistance as a function of drain current; typical values.8 3aa6 2.4 3aa28 I D (A) a.6 1.8.4 1.2.2 15 C T j = 25 C.6 2 4 6 V GS (V) -6 6 12 18 T j ( C) T j =25 C and 15 C; V DS >I D R DSon R a = DSon ----------------------------- R DSon ( 25 C ) Fig 7. Transfer characteristics: drain current as a function of gate-source voltage; typical values Fig 8. Normalized drain-source on-state resistance factor as a function of junction temperature _1 Product data sheet Rev. 1 17 November 25 6 of 12

3 3aab11 1-3 3aab1 V GS(th) (V) max I D (A) 2 typ 1-4 min typ max 1 min 1-5 -6 6 12 18 T j ( C) 1-6 1 2 3 V GS (V) Fig 9. I D = 1 ma; V DS =V GS T j =25 C; V DS =5V Gate-source threshold voltage as a function of junction temperature Fig 1. Sub-threshold drain current as a function of gate-source voltage.4 3aa7 1 2 3aa9 g fs (S).3 T j = 25 C 15 C C (pf) C iss.2 1 C oss.1 C rss.2.4.6.8 I D (A) 1 1-1 1 1 V DS (V) 1 2 T j =25 C and 15 C; V DS >I D R DSon Fig 11. Transfer conductance as a function of drain current; typical values V GS = V; f = 1 MHz Fig 12. Input, output and reverse transfer capacitances as a function of drain-source voltage; typical values _1 Product data sheet Rev. 1 17 November 25 7 of 12

1 I S (A).8 V GS = V 3aa8.6.4.2 15 C T j = 25 C.4.8 1.2 V SD (V) T j =25 C and 15 C; V GS =V Fig 13. Source current as a function of source-drain voltage; typical values _1 Product data sheet Rev. 1 17 November 25 8 of 12

7. Package outline Plastic surface mounted package; 3 leads SOT23 D B E A X H E v M A 3 Q A A1 1 2 c e1 bp w M B Lp e detail X 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT A A 1 max. 1.1 mm.1.9 b p c D E e e 1 H E L p Q v w.48.38.15.9 3. 2.8 1.4 1.2 1.9.95 2.5 2.1.45.15.55.45.2.1 OUTLINE VERSION SOT23 REFERENCES IEC JEDEC JEITA TO-236AB EUROPEAN PROJECTION ISSUE DATE 99-9-13 4-11-4 Fig 14. Package outline SOT23 _1 Product data sheet Rev. 1 17 November 25 9 of 12

8. Revision history Table 6: Revision history Document ID Release date Data sheet status Change notice Doc. number Supersedes _1 251117 Product data sheet - - - _1 Product data sheet Rev. 1 17 November 25 1 of 12

9. Data sheet status Level Data sheet status [1] Product status [2] [3] Definition I Objective data Development This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice. II Preliminary data Qualification This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product. III Product data Production This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). [1] Please consult the most recently issued data sheet before initiating or completing a design. [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com. [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status. 1. Definitions Short-form specification The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook. Limiting values definition Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 6134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability. Application information Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification. 11. Disclaimers customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application. Right to make changes Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status Production ), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified. 12. Trademarks Notice All referenced brands, product names, service names and trademarks are the property of their respective owners. TrenchMOS is a trademark of Koninklijke Philips Electronics N.V. Life support These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors 13. Contact information For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com _1 Product data sheet Rev. 1 17 November 25 11 of 12

14. Contents 1 Product profile.......................... 1 1.1 General description...................... 1 1.2 Features.............................. 1 1.3 Applications........................... 1 1.4 Quick reference data..................... 1 2 Pinning information...................... 1 3 Ordering information..................... 2 4 Limiting values.......................... 2 5 Thermal characteristics................... 4 6 Characteristics.......................... 5 7 Package outline......................... 9 8 Revision history........................ 1 9 Data sheet status....................... 11 1 Definitions............................ 11 11 Disclaimers............................ 11 12 Trademarks............................ 11 13 Contact information.................... 11 Koninklijke Philips Electronics N.V. 25 All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights. Date of release: 17 November 25 Document number: _1 Published in The Netherlands