The 74LVC1G11 provides a single 3-input AND gate.

Similar documents
The 74LVC1G02 provides the single 2-input NOR function.

74HC2G34; 74HCT2G34. The 74HC2G34; 74HCT2G34 is a high-speed Si-gate CMOS device. The 74HC2G34; 74HCT2G34 provides two buffers.

Temperature range Name Description Version XC7SET32GW 40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

2-input EXCLUSIVE-OR gate

2-input AND gate with open-drain output. The 74AHC1G09 is a high-speed Si-gate CMOS device.

XC7SET General description. 2. Features. 3. Applications. Ordering information. Inverting Schmitt trigger

74HC1G02; 74HCT1G02. The standard output currents are half those of the 74HC02 and 74HCT02.

74HC1G86; 74HCT1G86. 2-input EXCLUSIVE-OR gate. The standard output currents are half those of the 74HC/HCT86.

74HC1GU04GV. 1. General description. 2. Features. 3. Ordering information. Marking. 5. Functional diagram. Inverter

74AHC1G00; 74AHCT1G00

The 74LV08 provides a quad 2-input AND function.

74VHC08; 74VHCT08. The 74VHC08; 74VHCT08 provide the quad 2-input AND function.

The 74LV32 provides a quad 2-input OR function.

74AHC02; 74AHCT02. The 74AHC02; 74AHCT02 provides a quad 2-input NOR function.

74AHC1G14; 74AHCT1G14

74AHC2G126; 74AHCT2G126

74AHC86; 74AHCT86. Quad 2-input EXCLUSIVE-OR gate. The 74AHC86; 74AHCT86 provides a 2-input exclusive-or function.

Octal bus transceiver; 3-state

74AHC14; 74AHCT14. Hex inverting Schmitt trigger

74HC02; 74HCT02. The 74HC02; 74HCT02 provides a quad 2-input NOR function.

74HC1G125; 74HCT1G125

The 74LVC1G11 provides a single 3-input AND gate.

74LVT125; 74LVTH General description. 2. Features. 3. Quick reference data. 3.3 V quad buffer; 3-state

74HC3G14; 74HCT3G14. Triple inverting Schmitt trigger. The 74HC3G14; 74HCT3G14 is a high-speed Si-gate CMOS device.

Temperature range Name Description Version 74LVC74AD 40 C to +125 C SO14 plastic small outline package; 14 leads;

The 74HC21 provide the 4-input AND function.

74AHC125; 74AHCT125. Quad buffer/line driver; 3-state

74AHC541; 74AHCT541. Octal buffer/line driver; 3-state. The 74AHC541; 74AHCT541 is a high-speed Si-gate CMOS device.

HEF4028B. 1. General description. 2. Features. 3. Applications. 4. Ordering information. BCD to decimal decoder

74LV General description. 2. Features. 8-bit addressable latch

Dual 2-to-4 line decoder/demultiplexer

Dual 3-channel analog multiplexer/demultiplexer with supplementary switches

74AHC244; 74AHCT244. Octal buffer/line driver; 3-state. The 74AHC244; 74AHCT244 is a high-speed Si-gate CMOS device.

74LVC1G General description. 2 Features and benefits. Single 2-input multiplexer

74AHC259; 74AHCT259. The 74AHC259; 74AHCT259 has four modes of operation:

Low-power 3-input EXCLUSIVE-OR gate. The 74AUP1G386 provides a single 3-input EXCLUSIVE-OR gate.

74HC238; 74HCT to-8 line decoder/demultiplexer

74AUP1G04-Q100. The 74AUP1G04-Q100 provides the single inverting buffer.

Single Schmitt trigger buffer

74HC2G16; 74HCT2G16. The 74HC2G16; 74HCT2G16 is a high-speed Si-gate CMOS device. The 74HC2G16; 74HCT2G16 provides two buffers.

Hex inverting Schmitt trigger with 5 V tolerant input

74LVC1G04. 1 General description. 2 Features and benefits. Single inverter

Low-power 2-input NAND gate. The 74AUP1G00 provides the single 2-input NAND function.

Low-power buffer and inverter. The 74AUP2G3404 is a single buffer and single inverter.

74HC1G32-Q100; 74HCT1G32-Q100

74HC1G02-Q100; 74HCT1G02-Q100

Single D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.

The 74AUP2G34 provides two low-power, low-voltage buffers.

74LVU General description. 2. Features. 3. Applications. Hex inverter

Low-power 3-input AND gate. The 74AUP1G11 provides a low-power, low-voltage single 3-input AND gate.

Low-power dual supply translating buffer

Octal D-type transparent latch; 3-state

5-stage Johnson decade counter

Temperature range Name Description Version 74LVC1G17GW -40 C to +125 C TSSOP5 plastic thin shrink small outline package; 5 leads; body width 1.

74HC1G08; 74HCT1G08. 1 General description. 2 Features. 3 Ordering information. 2-input AND gate

Inverter with open-drain output

74LVC1G79-Q100. Single D-type flip-flop; positive-edge trigger. The 74LVC1G79_Q100 provides a single positive-edge triggered D-type flip-flop.

Buffer with open-drain output

74AHC373; 74AHCT373. Octal D-type transparant latch; 3-state

74HC General description. 2. Features. 3-to-8 line decoder, demultiplexer with address latches; inverting

Dual JK flip-flop with reset; negative-edge trigger

74HC30; 74HCT General description. 2. Features and benefits. 3. Ordering information. 8-input NAND gate

74AUP1G04. 1 General description. 2 Features and benefits. Low-power inverter

Low-power buffer with voltage-level translator

74HC2G08-Q100; 74HCT2G08-Q100

74LVC1G17-Q100. Single Schmitt trigger buffer

74LV General description. 2. Features. 3. Applications. 8-bit serial-in/serial-out or parallel-out shift register; 3-state

Bus buffer/line driver; 3-state

The 74LVC2G32 provides a 2-input OR gate function.

74HC154; 74HCT to-16 line decoder/demultiplexer

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

74LVC General description. 2. Features and benefits. Ordering information. Octal D-type flip-flop with data enable; positive-edge trigger

74HC30-Q100; 74HCT30-Q100

PHD/PHP36N03LT. 1. Product profile. 2. Pinning information. N-channel TrenchMOS logic level FET. 1.1 General description. 1.

74HC2G08; 74HCT2G General description. 2. Features and benefits. 3. Ordering information. Dual 2-input AND gate

Low-power 2-input AND gate with open-drain

Low-power buffer/line driver; 3-state

74HC4050-Q100. Hex non-inverting HIGH-to-LOW level shifter

The 74AXP1G04 is a single inverting buffer.

Dual buffer/line driver; 3-state

74LVC1G18 1-of-2 non-inverting demultiplexer with 3-state deselected output Rev. 3 2 December 2016 Product data sheet 1. General description

Dual buffer/line driver; 3-state

Low-power inverter with open-drain output

Quad bus transceiver; 3-state. The output enable inputs (OEA and OEB) can be used to isolate the buses.

Dual inverting Schmitt trigger with 5 V tolerant input

74LVC1G General description. 2. Features. Single D-type flip-flop with set and reset; positive edge trigger

Low-power configurable multiple function gate

Low-power dual Schmitt trigger inverter

2-input single supply translating NAND gate

NXP 74HC_HCT1G00 2-input NAND gate datasheet

The 74LVC10A provides three 3-input NAND functions.

The 74LV08 provides a quad 2-input AND function.

BCD to 7-segment latch/decoder/driver

74HC123; 74HCT123. Dual retriggerable monostable multivibrator with reset

Low-power inverter with open-drain output

Low-power configurable multiple function gate

Low-power triple buffer with open-drain output

Dual inverting Schmitt trigger with 5 V tolerant input

74LVC2G02. 1 General description. 2 Features and benefits. Dual 2-input NOR gate

Low-power unbuffered inverter. The 74AUP1GU04 provides the single unbuffered inverting gate.

Transcription:

Rev. 0 September 200 Product data sheet 1. General description 2. Features The is a high-performance, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families. The input can be driven from either. V or 5 V devices. This feature allows the use of this device in a mixed. V and 5 V environment. Schmitt-trigger action at all inputs makes the circuit highly tolerant to slower input rise and fall time. This device is fully specified for partial power-down applications using I OFF. The I OFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down. The provides a single -input ND gate. Wide supply voltage range from 1.5 V to 5.5 V 5 V tolerant inputs for interfacing with 5 V logic High noise immunity Complies with JEDEC standard: JESD8-7 (1.5 V to 1.95 V) JESD8-5 (2. V to 2.7 V) JESD8-/JESD (2.7 V to. V). ±24 m output drive (V CC =.0 V) ESD protection: HM JESD22-114-D exceeds 2000 V MM JESD22-115- exceeds 200 V CMOS low power consumption Latch-up performance exceeds 250 m Direct interface with TTL levels Multiple package options Specified from 40 C to+85 C and 40 C to +125 C

. Ordering information Table 1. Type number 4. Marking Ordering information Package Temperature range Name Description Version GW 40 C to +125 C SC-88 plastic surface-mounted package; leads SOT GV 40 C to +125 C SC-74 plastic surface-mounted package; leads SOT457 GM 40 C to +125 C XSON plastic extremely thin small outline package; SOT88 no leads; terminals; body 1 1.45 0.5 mm GF 40 C to +125 C XSON plastic extremely thin small outline package; no leads; terminals; body 1 1 0.5 mm SOT891 Table 2. Marking Type number GW GV GM GF Marking code VU V11 VU VU 5. Functional diagram 1 Y 4 C 1 & 4 Y 001aac0 001aac029 C 001aac00 Fig 1. Logic symbol Fig 2. IEC logic symbol Fig. Logic diagram _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 2 of 15

. Pinning information.1 Pinning 1 C 1 C GND 2 5 V CC 1 C GND 2 5 V CC GND 2 5 V CC 4 Y 4 Y 001aac849 4 Y 001aaf200 001aac02 Transparent top view Transparent top view Fig 4. Pin configuration SOT and SOT457 Fig 5. Pin configuration SOT88 Fig. Pin configuration SOT891.2 Pin description Table. Pin description Symbol Pin Description 1 data input GND 2 ground (0 V) data input Y 4 data output V CC 5 supply voltage C data input 7. Functional description Table 4. Function table [1] Input Output C Y H H H H L X X L X L X L X X L L [1] H = HIGH voltage level; L = LOW voltage level; X = don t care. _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 of 15

8. Limiting values Table 5. Limiting values In accordance with the bsolute Maximum Rating System (IEC 014). Voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Max Unit V CC supply voltage 0.5 +.5 V I IK input clamping current V I < 0 V - 50 m V I input voltage [1] 0.5 +.5 V I OK output clamping current V O > V CC or V O < 0 V - ±50 m V O output voltage ctive mode [1][2] 0.5 V CC + 0.5 V Power-down mode [1][2] 0.5 +.5 V I O output current V O = 0 V to V CC - ±50 m I CC supply current - 100 m I GND ground current - 100 m P tot total power dissipation T amb = 40 C to +125 C [] - 250 mw T stg storage temperature 5 +150 C [1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed. [2] When V CC = 0 V (Power-down mode), the output voltage can be 5.5 V in normal operation. [] For SC-88 and SC-74 packages: above 87.5 C the value of P tot derates linearly with 4.0 mw/k. For XSON packages: above 45 C the value of P tot derates linearly with 2.4 mw/k. 9. Recommended operating conditions Table. Recommended operating conditions Symbol Parameter Conditions Min Typ Max Unit V CC supply voltage 1.5-5.5 V V I input voltage 0-5.5 V V O output voltage ctive mode 0 - V CC V Power-down mode; V CC = 0 V 0-5.5 V T amb ambient temperature 40 - +125 C t/ V input transition rise and fall rate V CC = 1.5 V to 2.7 V 0-20 ns/v V CC = 2.7 V to 5.5 V 0-10 ns/v _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 4 of 15

10. Static characteristics Table 7. Static characteristics t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ [1] Max Unit T amb = 40 C to +85 C V IH HIGH-level input voltage V CC = 1.5 V to 1.95 V 0.5 V CC - - V V CC = 2. V to 2.7 V 1.7 - - V V CC = 2.7 V to. V 2.0 - - V V CC = 4.5 V to 5.5 V 0.7 V CC - - V V IL LOW-level input voltage V CC = 1.5 V to 1.95 V - - 0.5 V CC V V CC = 2. V to 2.7 V - - 0.7 V V CC = 2.7 V to. V - - 0.8 V V CC = 4.5 V to 5.5 V - - 0. V CC V V OH HIGH-level output voltage V I = V IH or V IL I O = 100 µ; V CC = 1.5 V to 5.5 V V CC 0.1 - - V I O = 4 m; V CC = 1.5 V 1.2 1.54 - V I O = 8 m; V CC = 2. V 1.9 2.15 - V I O = 12 m; V CC = 2.7 V 2.2 2.50 - V I O = 24 m; V CC =.0 V 2. 2.2 - V I O = 2 m; V CC = 4.5 V.8 4.11 - V V OL LOW-level output voltage V I = V IH or V IL I O = 100 µ; V CC = 1.5 V to 5.5 V - - 0.10 V I O = 4 m; V CC = 1.5 V - 0.07 0.45 V I O = 8 m; V CC = 2. V - 0.12 0.0 V I O = 12 m; V CC = 2.7 V - 0.17 0.40 V I O = 24 m; V CC =.0 V - 0. 0.55 V I O = 2 m; V CC = 4.5 V - 0.9 0.55 V I I input leakage current V I = 5.5 V or GND; V CC = 5.5 V - ±0.1 ±5 µ I OFF power-off leakage current V I or V O = 5.5 V; V CC = 0 V - ±0.1 ±10 µ I CC supply current V I = V CC or GND; I O = 0 ; - 0.1 10 µ V CC = 5.5 V I CC additional supply current V I = V CC 0. V; I O = 0 ; - 5 500 µ V CC = 2. V to 5.5 V; per pin C I input capacitance - 4 - pf T amb = 40 C to +125 C V IH HIGH-level input voltage V CC = 1.5 V to 1.95 V 0.5 V CC - - V V CC = 2. V to 2.7 V 1.7 - - V V CC = 2.7 V to. V 2.0 - - V V CC = 4.5 V to 5.5 V 0.7 V CC - - V V IL LOW-level input voltage V CC = 1.5 V to 1.95 V - - 0.5 V CC V V CC = 2. V to 2.7 V - - 0.7 V V CC = 2.7 V to. V - - 0.8 V V CC = 4.5 V to 5.5 V - - 0. V CC V _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 5 of 15

Table 7. Static characteristics continued t recommended operating conditions; voltages are referenced to GND (ground = 0 V). Symbol Parameter Conditions Min Typ [1] Max Unit V OH HIGH-level output voltage V I = V IH or V IL I O = 100 µ; V CC = 1.5 V to 5.5 V V CC 0.1 - - V I O = 4 m; V CC = 1.5 V 0.95 - - V I O = 8 m; V CC = 2. V 1.7 - - V I O = 12 m; V CC = 2.7 V 1.9 - - V I O = 24 m; V CC =.0 V 2.0 - - V I O = 2 m; V CC = 4.5 V.4 - - V V OL LOW-level output voltage V I = V IH or V IL I O = 100 µ; V CC = 1.5 V to 5.5 V - - 0.10 V I O = 4 m; V CC = 1.5 V - - 0.70 V I O = 8 m; V CC = 2. V - - 0.45 V I O = 12 m; V CC = 2.7 V - - 0.0 V I O = 24 m; V CC =.0 V - - 0.80 V I O = 2 m; V CC = 4.5 V - - 0.80 V I I input leakage current V I = 5.5 V or GND; V CC = 5.5 V - - ±100 µ I OFF power-off leakage current V I or V O = 5.5 V; V CC = 0 V - - ±200 µ I CC supply current V I = V CC or GND; I O = 0 ; - - 200 µ V CC = 5.5 V I CC additional supply current V I = V CC 0. V; I O = 0 ; V CC = 2. V to 5.5 V; per pin - - 5000 µ [1] ll typical values are measured at T amb = 25 C. 11. Dynamic characteristics Table 8. Dynamic characteristics Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit Min Typ [1] Max Min Max t pd propagation delay, and C to Y; see Figure 7 [2] V CC = 1.5 V to 1.95 V 1.5 4.7 17.2 1.5 21.5 ns V CC = 2. V to 2.7 V 1.0.0.2 1.0 7.8 ns V CC = 2.7 V 1.0.0.0 1.0 7.5 ns V CC =.0 V to. V 1.0 2. 4.9 1.0.2 ns V CC = 4.5 V to 5.5 V 1.0 1.9.5 1.0 4.4 ns _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 of 15

Table 8. Dynamic characteristics continued Voltages are referenced to GND (ground = 0 V). For test circuit see Figure 8. Symbol Parameter Conditions 40 C to +85 C 40 C to +125 C Unit C PD power dissipation capacitance [1] Typical values are measured at T amb =25 C and V CC = 1.8 V, 2.5 V, 2.7 V,. V and 5.0 V respectively. [2] t pd is the same as t PLH and t PHL. [] C PD is used to determine the dynamic power dissipation (P D in µw). P D =C PD V 2 CC f i N+Σ(C L V 2 CC f o ) where: f i = input frequency in MHz; f o = output frequency in MHz; C L = output load capacitance in pf; V CC = supply voltage in V; N = number of inputs switching; Σ(C L V 2 CC f o ) = sum of the outputs. 12. Waveforms Min Typ [1] Max Min Max V I = GND to V CC ; V CC =. V [] - 1 - - - pf,, C input V I GND V M V OH t PHL t PLH Y output V M V OL t THL 001aac01 Fig 7. Measurement points are given in Table 9. V OL and V OH are typical output voltage drop that occur with the output load. The input (,, C) to output (Y) propagation delays Table 9. Measurement points Supply voltage Input Output V CC V M V M 1.5 V to 1.95 V 0.5 V CC 0.5 V CC 2. V to 2.7 V 0.5 V CC 0.5 V CC 2.7 V 1.5 V 1.5 V.0 V to. V 1.5 V 1.5 V 4.5 V to 5.5 V 0.5 V CC 0.5 V CC _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 7 of 15

V EXT V CC PULSE GENERTOR V I DUT V O RL RT CL RL mna1 Fig 8. Test data is given in Table 10. Definitions for test circuit: R L = Load resistance. C L = Load capacitance including jig and probe capacitance. R T = Termination resistance should be equal to the output impedance Z o of the pulse generator. V EXT = External voltage for measuring switching times. Load circuitry for switching times Table 10. Test data Supply voltage Input Load V EXT V CC V I t r =t f C L R L t PLH, t PHL 1.5 V to 1.95 V V CC 2.0 ns 0 pf 1 kω open 2. V to 2.7 V V CC 2.0 ns 0 pf 500 Ω open 2.7 V 2.7 V 2.5 ns 50 pf 500 Ω open.0 V to. V 2.7 V 2.5 ns 50 pf 500 Ω open 4.5 V to 5.5 V V CC 2.5 ns 50 pf 500 Ω open _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 8 of 15

1. Package outline Plastic surface-mounted package; leads SOT D E X y H E v M 5 4 Q pin 1 index 1 2 1 c e1 bp w M Lp e detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 max mm 1.1 0.8 0.1 bp c D E e e 1 H E L p Q v w y 0.0 0.20 0.25 0.10 2.2 1.8 1.5 1.15 1. 0.5 2.2 2.0 0.45 0.15 0.25 0.15 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT SC-88 04-11-08 0-0-1 Fig 9. Package outline SOT (SC-88) _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 9 of 15

Plastic surface-mounted package (TSOP); leads SOT457 D E X y H E v M 5 4 Q pin 1 index 1 2 1 c Lp e bp w M detail X 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT 1 bp c D E e H E L p Q v w y mm 1.1 0.9 0.1 0.01 0.40 0.25 0.2 0.10.1 2.7 1.7 1. 0.95.0 2.5 0. 0.2 0. 0.2 0.2 0.2 0.1 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT457 SC-74 05-11-07 0-0-1 Fig 10. Package outline SOT457 (SC-74) _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 10 of 15

XSON: plastic extremely thin small outline package; no leads; terminals; body 1 x 1.45 x 0.5 mm SOT88 1 2 b L 1 L 4 (2) e 5 4 e 1 e 1 (2) 1 D E terminal 1 index area 0 1 2 mm DIMENSIONS (mm are the original dimensions) UNIT mm (1) max 1 max 0.5 0.04 0.25 0.17 1.5 1.4 Notes 1. Including plating thickness. 2. Can be visible in some manufacturing processes. b D E e e 1 L 1.05 0.95 0. 0.5 0.5 0.27 scale L 1 0.40 0.2 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT88 MO-252 04-07-15 04-07-22 Fig 11. Package outline SOT88 (XSON) _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 11 of 15

XSON: plastic extremely thin small outline package; no leads; terminals; body 1 x 1 x 0.5 mm SOT891 1 2 b L 1 L e 5 4 e 1 e 1 1 D E terminal 1 index area 0 1 2 mm scale DIMENSIONS (mm are the original dimensions) UNIT max 1 max b D E e e 1 L L 1 mm 0.5 0.04 0.20 0.12 1.05 0.95 1.05 0.95 0.55 0.5 0.5 0.27 0.40 0.2 OUTLINE VERSION REFERENCES IEC JEDEC JEIT EUROPEN PROJECTION ISSUE DTE SOT891 05-0-11 05-04-0 Fig 12. Package outline SOT891 (XSON) _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 12 of 15

14. bbreviations Table 11. cronym CMOS DUT ESD HM MM TTL bbreviations Description Complementary Metal Oxide Semiconductor Device Under Test ElectroStatic Discharge Human ody Model Machine Model Transistor-Transistor Logic 15. Revision history Table 12. Revision history Document ID Release date Data sheet status Change notice Supersedes _ 200090 Product data sheet - _2 Modifications: dded type number GF (XSON/SOT891 package) _2 2005050 Product data sheet - _1 Modifications: Package outline and marking code added _1 2004110 Product data sheet - - _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 1 of 15

1. Legal information 1.1 Data sheet status Document status [1][2] Product status [] Definition Objective [short] data sheet Development This document contains data from the objective specification for product development. Preliminary [short] data sheet Qualification This document contains data from the preliminary specification. Product [short] data sheet Production This document contains the product specification. [1] Please consult the most recently issued document before initiating or completing a design. [2] The term short data sheet is explained in section Definitions. [] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.semiconductors.philips.com. 1.2 Definitions Draft The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Philips Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information. Short data sheet short data sheet is an extract from a full data sheet with the same product type number(s) and title. short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Philips Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail. 1. Disclaimers General Information in this document is believed to be accurate and reliable. However, Philips Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. Right to make changes Philips Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Suitability for use Philips Semiconductors products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Philips Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Philips Semiconductors accepts no liability for inclusion and/or use of Philips Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer s own risk. pplications pplications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Limiting values Stress above one or more limiting values (as defined in the bsolute Maximum Ratings System of IEC 014) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability. Terms and conditions of sale Philips Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.semiconductors.philips.com/profile/terms, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Philips Semiconductors. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail. No offer to sell or license Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. 1.4 Trademarks Notice: ll referenced brands, product names, service names and trademarks are the property of their respective owners. 17. Contact information For additional information, please visit: http://www.semiconductors.philips.com For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com _ Koninklijke Philips Electronics N.V. 200. ll rights reserved. Product data sheet Rev. 0 September 200 14 of 15

18. Contents 1 General description...................... 1 2 Features............................... 1 Ordering information..................... 2 4 Marking................................ 2 5 Functional diagram...................... 2 Pinning information.......................1 Pinning................................2 Pin description......................... 7 Functional description................... 8 Limiting values.......................... 4 9 Recommended operating conditions........ 4 10 Static characteristics..................... 5 11 Dynamic characteristics.................. 12 Waveforms............................. 7 1 Package outline......................... 9 14 bbreviations.......................... 1 15 Revision history........................ 1 1 Legal information....................... 14 1.1 Data sheet status...................... 14 1.2 Definitions............................ 14 1. Disclaimers........................... 14 1.4 Trademarks........................... 14 17 Contact information..................... 14 18 Contents.............................. 15 Please be aware that important notices concerning this document and the product(s) described herein, have been included in section Legal information. Koninklijke Philips Electronics N.V. 200. ll rights reserved. For more information, please visit: http://www.semiconductors.philips.com. For sales office addresses, email to: sales.addresses@www.semiconductors.philips.com. Date of release: September 200 Document identifier: _