Fig The electron mobility for a-si and poly-si TFT.

Similar documents
P. R. Nelson 1 ECE418 - VLSI. Midterm Exam. Solutions

Ion Implantation. alternative to diffusion for the introduction of dopants essentially a physical process, rather than chemical advantages:

Lecture #27. The Short Channel Effect (SCE)

ELEC 3908, Physical Electronics, Lecture 26. MOSFET Small Signal Modelling

CMPEN 411 VLSI Digital Circuits. Lecture 03: MOS Transistor

Section 12: Intro to Devices

LECTURE 3 MOSFETS II. MOS SCALING What is Scaling?

MOS Transistor Theory

L ECE 4211 UConn F. Jain Scaling Laws for NanoFETs Chapter 10 Logic Gate Scaling

MOS Transistor I-V Characteristics and Parasitics

EE143 LAB. Professor N Cheung, U.C. Berkeley

Section 12: Intro to Devices

The Devices. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002

Current mechanisms Exam January 27, 2012

CS 152 Computer Architecture and Engineering

Practice 3: Semiconductors

MOSFET: Introduction

Today s lecture. EE141- Spring 2003 Lecture 4. Design Rules CMOS Inverter MOS Transistor Model

Lecture 3: CMOS Transistor Theory

SECTION: Circle one: Alam Lundstrom. ECE 305 Exam 5 SOLUTIONS: Spring 2016 April 18, 2016 M. A. Alam and M.S. Lundstrom Purdue University

Metallic: 2n 1. +n 2. =3q Armchair structure always metallic = 2

Spring Semester 2012 Final Exam

Supporting Online Material for

The Devices. Devices

Thin Film Transistors (TFT)

The Intrinsic Silicon

Semiconductor Physics fall 2012 problems

Chapter 4 Field-Effect Transistors

MOSFET Capacitance Model

JFET/MESFET. JFET: small gate current (reverse leakage of the gate-to-channel junction) More gate leakage than MOSFET, less than bipolar.

Enhancing the Performance of Organic Thin-Film Transistor using a Buffer Layer

EECS240 Spring Lecture 21: Matching. Elad Alon Dept. of EECS. V i+ V i-

Normally-Off GaN Field Effect Power Transistors: Device Design and Process Technology Development

MOSFET SCALING ECE 663

MOSFET. Id-Vd curve. I DS Transfer curve V G. Lec. 8. Vd=1V. Saturation region. V Th

Graphene and new 2D materials: Opportunities for High Frequencies applications

Supplementary Figure S1. AFM images of GraNRs grown with standard growth process. Each of these pictures show GraNRs prepared independently,

ECE 340 Lecture 39 : MOS Capacitor II

Homework Assignment No. 1 - Solutions

The Devices: MOS Transistors

Lecture 04 Review of MOSFET

Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. The Devices. July 30, Devices.

Electrical Characteristics of Multilayer MoS 2 FET s

MOSFET Physics: The Long Channel Approximation

MOS CAPACITOR AND MOSFET

Chapter 2. The Well. Cross Sections Patterning Design Rules Resistance PN Junction Diffusion Capacitance. Baker Ch. 2 The Well. Introduction to VLSI

N ano scale l S il ii lco i n B ased N o nvo lat l i atl ie l M em ory r Chungwoo Kim, Ph.D.

6.012 Electronic Devices and Circuits

Semiconductor Integrated Process Design (MS 635)

Electrical Characteristics of MOS Devices

EE410 vs. Advanced CMOS Structures

Device Models (PN Diode, MOSFET )

ELEN0037 Microelectronic IC Design. Prof. Dr. Michael Kraft

Make sure the exam paper has 9 pages (including cover page) + 3 pages of data for reference

Microelectronics Part 1: Main CMOS circuits design rules

Semiconductor Physics Problems 2015

ANALYSIS AND MODELING OF 1/f NOISE IN IGZO TFTS

An Analytical Model for a Gate-Induced-Drain-Leakage Current in a Buried-Channel PMOSFET

4FNJDPOEVDUPS 'BCSJDBUJPO &UDI

6.012 Electronic Devices and Circuits

MOS Transistor Properties Review

Electrostatic Single-walled Carbon Nanotube (CNT) Field Effect Transistor Device Modeling

Multiple Gate CMOS and Beyond

Extensive reading materials on reserve, including

EECS130 Integrated Circuit Devices

Gold Nanoparticles Floating Gate MISFET for Non-Volatile Memory Applications

A Multi-Gate CMOS Compact Model BSIMMG

EE115C Winter 2017 Digital Electronic Circuits. Lecture 3: MOS RC Model, CMOS Manufacturing

nmos IC Design Report Module: EEE 112

Session 6: Solid State Physics. Diode

GaN based transistors

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences. EECS 130 Professor Ali Javey Fall 2006

ELEC 3908, Physical Electronics, Lecture 23. The MOSFET Square Law Model

Device Models (PN Diode, MOSFET )

EE105 - Fall 2006 Microelectronic Devices and Circuits

Homework π. π h 2 dy. π h 2 ln[1 + exp[e F /(k B T )]. (4)

TCAD Simulation of Total Ionization

EE 330 Lecture 16. MOSFET Modeling CMOS Process Flow

FLCC Seminar. Spacer Lithography for Reduced Variability in MOSFET Performance

Integrated Circuits & Systems

MOS Capacitors ECE 2204

3D Simulation of SiC MESFET

Field effect = Induction of an electronic charge due to an electric field Example: Planar capacitor

M R S Internet Journal of Nitride Semiconductor Research

META-STABILITY EFFECTS IN ORGANIC BASED TRANSISTORS

Subthreshold and scaling of PtSi Schottky barrier MOSFETs

EE105 - Fall 2005 Microelectronic Devices and Circuits

EE 330 Lecture 16. MOS Device Modeling p-channel n-channel comparisons Model consistency and relationships CMOS Process Flow

Part 4: Heterojunctions - MOS Devices. MOSFET Current Voltage Characteristics

Lecture 15 OUTLINE. MOSFET structure & operation (qualitative) Review of electrostatics The (N)MOS capacitor

CMOS INVERTER. Last Lecture. Metrics for qualifying digital circuits. »Cost» Reliability» Speed (delay)»performance

EE105 Fall 2014 Microelectronic Devices and Circuits. NMOS Transistor Capacitances: Saturation Region

Simple and accurate modeling of the 3D structural variations in FinFETs

MSE 310/ECE 340: Electrical Properties of Materials Fall 2014 Department of Materials Science and Engineering Boise State University

Lecture 4: CMOS Transistor Theory

Electronics Fets and Mosfets Prof D C Dube Department of Physics Indian Institute of Technology, Delhi

ECE 342 Electronic Circuits. Lecture 6 MOS Transistors

Lecture 28 - The Long Metal-Oxide-Semiconductor Field-Effect Transistor (cont.) April 18, 2007

ELEC 3908, Physical Electronics, Lecture 27. MOSFET Scaling and Velocity Saturation

ECE 342 Electronic Circuits. 3. MOS Transistors

Transcription:

Fig. 1-1-1 The electron mobility for a-si and poly-si TFT. Fig. 1-1-2 The aperture ratio for a-si and poly-si TFT. 33

Fig. 1-2-1 All kinds defect well. (a) is the Dirac well. (b) is the repulsive Columbic well. (c) is the Columbic well. Fig. 1-2-2 Schematic illustration of the leakage current mechanisms. (a) thermionic emission. (TE) (b) thermionic field emission. (TFE) (c) pure field emission. (FE) 34

Gate Dielectric V Dsat Sourc e - e - h + Drain Depletion region Fig. 1-2-3 The devices operate in the saturation. 35

Fig. 2-1-1. Cross section of the multiple-gated TFT Fig. 2-1-2. I D - transfer characteristics as V DS = 1 V for TFT s with one, two, three, five, and six gates. 36

Fig. 2-2-1 Cross section of the offset-gate TFT Fig. 2-2-2 I D versus characteristics of a offset structure TFT and conventional TFT (L / W = 5 m / 1 m) for various value of V D. 37

Fig. 2-2-3 Schematic cross-section of the offset gated poly-si TFT without as additional offset mask (a) (b) Fig. 2-2-4 Schematic cross-section of the self-aligned offset gated poly-si TFT. 38

Fig. 2-2-5 The offset lengths of symmetrical device are 1.1 m and those the asymmetric poly-si TFT are 1.5 m and.3 m. Under forward bias the asymmetric poly-si TFT s offset length at the drain region is 1.5 m and that at the source region is.3 m. Fig. 2-3-1 Schematic cross-section of top gate, coplanar poly-si TFT with lightly doped drain region 39

(a) (b) Fig. 2-3-2 The channel area is defined in (a) and is not affected by subsequent processes. The LDD regions are well defined in (b) by the spacers, and are self-aligned to the channel and the source/drain regions. 4

Fig. 2-4-1 Schematic cross-section of GOLDD TFT 41

gate drain source Fig. 3-1-1 The top view of the T-gate poly-si TFTs. Fig. 3-1-2 Schematic cross sectional view of devices with conventional top-gate structure. 42

TEOS Oxide Gate TEOS Oxide poly-si Buffer oxide (a) TEOS Oxide Gate TEOS Oxide poly-s Buffer oxide (c) TEOS Oxide Gate TEOS Oxide poly-s Buffer oxide (b) TEOS Oxide Gate TEOS Oxide poly-s Buffer oxide (d) implant Gate Gate TEOS Oxide poly-si Buffer oxide n+ TEOS Oxide n- poly-si Buffer oxide n- n+ (e) (f) Fig. 3-1-3 The fabrication process (a) deposited to the second TEOS layer. (b) used gate mask to define this TEOS layer. (c) side etch the TEOS. (d) formed the raised structure (e) remove oxide about the source and drain. (f) implant to form the n + source and drain regions and n - regions. 43

(a) (b) Fig. 3-1-4 In-line SEM picture (a) short LDD length, (b) long LDD length. 44

Drain Current I D ( µ A ) 3 25 2 15 1 n-tft W = 3µm, L = 5µm = 2 = 4 = 6 = 8 = 1 = 12 5 2 4 6 8 1 Drain Voltage V D (V) Fig. 3-2-1. The I D -V D characteristics of the ploy-si TFTs. 16 Drain Current I D ( µa ) 14 12 1 8 6 4 W = 3 µm, L = 5 µm = 8V = 1V = 12V = 14V = 16V least square fit 2 1 2 3 Drain Voltage V D ( V ) Fig. 3-2-2. An example of ON resistance measurement in the linear regions of the ploy-si TFT output characteristics. 45

25 R on *W ( Ω-cm ) 2 15 1 = 8 = 1 = 12 = 14 = 16 least square fit 5 l Rp*W -4-2 2 4 6 8 1 12 Channel Length L ( µm ) Fig. 3-2-3. Width -normalized ON resistance as a function of channel length at different gate voltages. The solid lines represent the linear least square fit of the data.the channel width of these devices is fixed at 3 m. 46

1-3 1-4 1-5 VD = 5 V Drain current ( A ) 1-6 1-7 1-8 1-9 1-1 1-11 1-12 1-13 1-14 LDD doping = 1E18 cm -3 LDD length =.158 µm -1-5 5 1 15 Gate voltage ( V ) VD =.1 V no-ldd GOLDD Fig. 4-1-1 I D versus characteristic of non-ldd TFT and GOLDD TFT. Ron*W ( Ω*µm ) X 1 6 1..8.6.4.2 W = 3 µm convention Rp*W l o VG = 8 V VG = 1 V VG VG = 14 V VG = 16 V. 2 4 6 8 1 12 Channel length ( µm ) (a) 47

Ron*W ( Ω*µm ) X 1 6.7.6.5.4.3.2.1. W = 3 µm LDD dose = 1E18 cm -3 LDD length =.158 µm Rp*W = 8 V = 1 V = 14 V = 16 V l o -2 2 4 6 8 1 12 Channel length ( µm ) (b) Ron*W ( Ω*µm ) X 1 6.8.7.6.5.4.3.2 W = 3 µm LDD dose = 1E18 cm -3 LDD length =.594 µm = 8 V = 1 V = 14 V = 16 V l o.1. Rp*W -2 2 4 6 8 1 12 Channel length ( µm ) (c) Fig. 4-1-2 Width -normalized ON resistance as a function of channel length at different gate voltages. The solid lines represent the linear least square fit of the data. (a) conventional TFT, (b) LDD length is.158 µm, (c) LDD length is.594 µm. 48

l Gate dielectric n + channel n + (a) Gate n + dielectric n - channel n - n + (b) Fig. 4-1-3 The dopant redistribution for (a) conventional TFTs, (b) GOLDD TFTs. 49

Gate n + dielectric channel (a) Gate n + n + dielectric n - channel n - n + (b) Fig. 4-1-4 The current path for (a) conventional TFTs, (b) GOLDD TFTs. 1 Gate current ( pa ) -1-2 -3-4 -5-6 LDD doping = 1E18 cm -3 VD = 5 V convention GOLDD ( LDD length =.158 µm) -7-15 -1-5 5 1 15 Gate voltage ( V ) Fig. 4-1-5 I G versus V D characteristic of non-ldd TFT and GOLDD TFT. 5

3 25 LDD doping = 1E18 cm -3 convention GOLDD ( LDD length =.594 µm ) Drain current ( µa ) 2 15 1 1 V 8 V 6 V 4 V 5 2 4 6 8 1 12 Drain voltage ( V ) Fig. 4-2-1 I D versus V D characteristic of conventional TFT and GOLDD TFT. Depletion n + undoped poly-si n - n + (drain) current flow Fig. 4-2-2 The electron current path. 51

2.4 Threshold voltage ( V ) 2.2 2. 1.8 1.6 1.4 1.2 1..8 W = 3 µm LDD doping = 1E18 cm -3 V D =.1 V convention LDD length =.158 µm LDD length =.594 µm.6 1.4 2 4 6 8 1 12 Channel length ( µm ) (a) 1.2 Threshold voltage ( V ) 1..8.6.4.2. W = 3 µm LDD doping = 1E18 cm -3 V D = 5 V convention LDD length =.158 µm LDD length =.594 µm 2 4 6 8 1 12 Channel length ( µm ) (b) Fig. 4-2-3 The V th -L characteristics for conventional and GOLDD TFTs (a) V D =.1 V, (b) V D =5 V. 52

n + Gate Dielectric neutral region (a) depletion Drain Gate depletion Dielectric n + n - neutral region n - Drain (b) Fig. 4-2-4 The charge share characteristics for (a) conventional TFTs, (b) GOLDD TFTs. 53

. Threshold voltage shift ( V TH ) ( V ) -.2 -.4 -.6 -.8-1. -1.2-1.4 conventional TFTs W = 3 µm, V D = 5 V VTH = VTH(short channel)-vth(long channel).5.1.15.2 1 / channel length ( cm -1.25.3.35 ) Fig. 4-2-5 The V th -L -1 characteristics for conventional TFTs. Drain current ( A ) 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-1 1-11 LDD doping = 1E18 cm -3 V D = 5 V GOLDD ( LDD =.158 µm ) GOLDD ( LDD =.594 µm ) 1-12 -1-5 5 1 15 Gate voltage ( V ) Fig. 4-2-6 The I D - characteristics for different LDD length in the GOLDD TFTs. 54

ln { I D / [ ( - V FB ) V D ] } ( A / V -2 ) -12.5-13. -13.5-14. -14.5-15. Nt = 3.2 x 117 cm-3 LDD dose = E18cm -3 LDD length =.158 µm VD =.1 V -15.5..2.4.6.8 1/( - V FB ) 2 ( V -2 ) (a) ln { I D / [ ( - V FB ) V D ] } ( A / V -2 ) -12.5-13. -13.5-14. -14.5-15. -15.5 Nt = 3.5 x 117 cm-3 LDD dose = E18cm -3 LDD length =.594 µm VD =.1 V -16...2.4.6.8 1/( - V FB ) 2 ( V -2 ) (b) Fig. 4-2-7 Plotting of ln I D / ( - V FB )V D versus ( - V FB ) -2. 55

Drain current ( A ) 1-4 1-5 1-6 1-7 1-8 1-9 1-1 LDD = 1E18 cm -3 VD =.1 V ).594 µm 1-11 1-12 GOLDD ( LDD =.158 µm ) GOLDD ( LDD =.594 µm ) 1-13 -1-5 5 1 15 Gate voltage ( V ) Fig. 4-2-8 The I D - characteristics for different LDD length in the GOLDD TFTs. Gate Drain Gate Drain Channel region LDD region Fig. 4-2-9 The energy band for channel and LDD region at V D =.1 V and = -1 V. 56

1-2 Average drain current ( A ) 1-3 1-4 1-5 1-6 1-7 1-8 1-9 1-1 LDD doping = 1E18 cm -3 V D = 5 V GOLDD ( LDD =.158 µm ) GOLDD ( LDD =.594 µm ) 1-11 -1-5 5 1 15 Gate voltage ( V ) Fig. 4-2-1 The average I D - characteristics for different LDD length in the GOLDD TFTs. 1-4 Average drain current ( A ) 1-5 1-6 1-7 1-8 1-9 1-1 1-11 LDD doping = 1E18 cm -3 V D =.1 V GOLDD ( LDD =.158 µm ) GOLDD ( LDD =.594 µm ) 1-12 -1-5 5 1 15 Gate voltage ( V ) Fig. 4-2-11 The average I D - characteristics for different LDD length in the GOLDD TFTs. 57

Drain current ( µa ) 25 2 15 1 5 conventional TFTs = 2 V = 4 V = 6 V = 8 V = 1 V 2 4 6 8 1 Drain voltage ( V ) (a) 1-3 Drain current ( A ) 1-4 1-5 1-6 1-7 1-8 1-9 1-1 1-11 1-12 1-13 1-14 V D =.1 V V D = 5 V conventional TFTs -1-5 5 1 15 Gate voltage ( V ) (b) 58

Drain current ( µa ) 1 8 6 4 conventional TFTs = 8 V = 1 V = 14 V = 16 V 2..5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-1 The typical characteristics for conventional TFTs : (a) I D -V D, (b) I D - (c) I D -V D. Drain current ( µa ) 25 2 15 1 5 conventional TFTs stress 315 s ( VG = 5 V, VD = 15 V ) = 2 V = 4 V = 6 V = 8 V = 1 V 2 4 6 8 1 Drain voltage ( V ) (a) 59

1-3, conventional TFTs stress 315 s ( VG = 5 V, VD = 15 V ) Drain current ( A ) 1-4 1-5 1-6 1-7 1-8 1-9 1-1 V D =.1 V V D = 5 V 1-11 1-12 1-13 1-14 -1-5 5 1 15 Gate voltage ( V ) (b) Drain current ( µa ) 14 12 1 8 6 4 2 conventional TFTs stress 315 s ( VG = 5 V, VD = 15 V ) = 8 V = 1 V = 14 V = 16 V..5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-2 The typical characteristics for conventional TFTs stressed : (a) I D -V D, (b) I D - (c) I D -V D. 6

7 conventional TFTs stress 315 s ( VG = 5 V, VD = 15 V ) Drain current ( µa ) 6 5 4 3 2 = 2 V = 4 V = 6 V = 8 V = 1 V 1 1-5 2 4 6 8 1 Drain voltage ( V ) (a) conventional TFTs stress 315 s ( VG = 5 V, VD = 15 V ) 1-6 Drain current ( A ) 1-7 1-8 1-9 1-1 1-11 1-12 V D =.1 V V D = 5 V 1-13 1-14 -1-5 5 1 15 Gate voltage ( V ) (b) 61

Drain current ( µa ) 3.5 3. 2.5 2. 1.5 1. conventional TFTs stress 315 s ( VG = 5 V, VD = 15 V ) = 8 V = 1 V = 14 V = 16 V.5...5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-3 The typical characteristics for conventional TFTs stressed and reversed Drain/Source contact : (a) I D -V D, (b) I D - (c) I D -V D. Drain current ( µa ) 3 25 2 15 1 LDD length =.158 µm = 2 V = 4 V = 6 V = 8 V = 1 V 5 2 4 6 8 1 Drain voltage ( V ) (a) 62

1-3 1-4 1-5 Drain current ( A ) 1-6 1-7 1-8 1-9 1-1 1-11 1-12 1-13 1-14 V D =.1 V V D = 5 V LDD length =.158 µm -1-5 5 1 15 Gate voltage ( V ) (b) Drain current ( µa ) 12 1 8 6 4 LDD length =.158 µm = 8 V = 1 V = 14 V = 16 V 2..5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-4 The typical characteristics for GOLDD TFTs which LDD length =.158 µm : (a) I D -V D, (b) I D - (c) I D -V D. 63

Drain current ( µa ) 3 25 2 15 1 5 LDD length =.158 µm stress 315 s ( VG = 5 V, VD = 15 V ) = 2 V = 4 V = 6 V = 8 V = 1 V 2 4 6 8 1 Drain voltage ( V ) (a) 1-3 Drain current ( A ) 1-4 1-5 1-6 1-7 1-8 1-9 1-1 1-11 1-12 1-13 1-14 V D =.1 V V D = 5 V LDD length =.158 µm stress 315 s ( = 5 V, V D = 15 V ) -1-5 5 1 15 Gate voltage ( V ) (b) 64

Drain current ( µa ) 1 8 6 4 2 LDD length =.158 µm stress 315 s ( VG = 5 V, VD = 15 V ) = 8 V = 1 V = 14 V = 16 V..5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-5 The typical characteristics for GOLDD TFTs which LDD length =.158 µm and stressed : (a) I D -V D, (b) I D - (c) I D -V D. 18, LDD length =.158 µm stress 315 s ( VG = 5 V, VD = 15 V ) Drain current ( µa ) 16 14 12 1 8 6 4 = 2 V = 4 V = 6 V = 8 V = 1 V 2 2 4 6 8 1 Drain voltage ( V ) (a) 65

1-3 1-4 1-5 V D =.1 V V D = 5 V Drain current ( A ) 1-6 1-7 1-8 1-9 1-1 1-11 1-12 1-13 1-14 LDD length =.158 µm stress 315 s ( = 5 V, V D = 15 V ) -1-5 5 1 15 Gate voltage ( V ) (b) Drain current ( µa ) 1 8 6 4 2 LDD length =.158 µm stress 315 s ( VG = 5 V, VD = 15 V ) = 8 V = 1 V = 14 V = 16 V..5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-6 The typical characteristics for GOLDD TFTs which LDD length =.158 µm, stressed and Drain/source reversed : (a) I D -V D, (b) I D - (c) I D -V D. 66

Drain current ( µa ) 3 25 2 15 1 5 LDD length =.594 µm = 2 V = 4 V = 6 V = 8 V = 1 V 2 4 6 8 1 Drain voltage ( V ) (a) 1-3 1-4 1-5 Drain current ( A ) 1-6 1-7 1-8 1-9 1-1 V D =.1 V V D = 5 V 1-11 1-12 1-13 LDD length =.594 µm -1-5 5 1 15 Gate voltage ( V ) (b) 67

Drain current ( µa ) 12 1 8 6 4 LDD length =.594 µm = 8 V = 1 V = 14 V = 16 V 2..5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-7 The typical characteristics for GOLDD TFTs which LDD length =.594 µm : (a) I D -V D, (b) I D - (c) I D -V D. Drain current ( µa ) 25 2 15 1 5 LDD length =.594 µm stress 315 s ( = 5 V, V D = 15 V ) = 2 V = 4 V = 6 V = 8 V = 1 V 2 4 6 8 1 Drain voltage ( V ) (a) 68

1-3 1-4 1-5 V D =.1 V V D = 5 V Drain current ( A ) 1-6 1-7 1-8 1-9 1-1 1-11 1-12 1-13 LDD length =.594 µm stress 315 s ( = 5 V, V D = 15 V ) -1-5 5 1 15 Gate voltage ( V ) (b) Drain current ( µa ) 1 8 6 4 2 LDD length =.594 µm stress 315 s ( = 5 V, V D = 15 V ) = 8 V = 1 V = 14 V = 16 V..5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-8 The typical characteristics for GOLDD TFTs which LDD length =.594 µm and streed : (a) I D -V D, (b) I D - (c) I D -V D. 69

Drain current ( µa ) 25 2 15 1 LDD length =.594 µm stress 315 s ( = 5 V, V D = 15 V ) = 2 V = 4 V = 6 V = 8 V = 1 V 5 2 4 6 8 1 Drain voltage ( V ) (a) 1-3 1-4 1-5 V D =.1 V V D = 5 V Drain current ( A ) 1-6 1-7 1-8 1-9 1-1 1-11 1-12 1-13 LDD length =.594 µm stress 315 s ( = 5 V, V D = 15 V ) -1-5 5 1 15 Gate voltage ( V ) (b) 7

Drain current ( µa ) 1 8 6 4 2 LDD length =.594 µm stress 315 s ( = 5 V, V D = 15 V ) = 8 V = 1 V = 14 V = 16 V..5 1. 1.5 2. Drain voltage ( V ) (c) Fig. 4-3-9 The typical characteristics for GOLDD TFTs which LDD length =.594 µm, streed and Drain/source reversed : (a) I D -V D, (b) I D - (c) I D -V D. 71

Table I Extracted Parasitic Resistance of Standard Devices and Proposed GOLDD Devices with Channel Width = 3um. Table II Extracted Parasitic Resistance of Standard Devices and Proposed GOLDD Devices with Channel Width = 1 um. Table Ш Extracted trap density of Proposed GOLDD Devices with Channel Width = 3um. Nt(1^17cm-3) 3.2 3.5 72