DM74LS90/DM74LS93 Decade and Binary Counters

Similar documents
DM74LS90 DM74LS93 Decade and Binary Counters

DM74LS174/DM74LS175 Hex/Quad D Flip-Flops with Clear

DM74LS154 4-Line to 16-Line Decoder/Demultiplexer

DM7473 Dual Master-Slave J-K Flip-Flops with Clear and Complementary Outputs

DM74LS11 Triple 3-Input AND Gates

DM74LS02 Quad 2-Input NOR Gates

DM5490 DM7490A DM7493A Decade and Binary Counters

DM7490A Decade and Binary Counter

DM74LS138, DM74LS139 Decoders/Demultiplexers

DM7442A BCD to Decimal Decoders

DM7445 BCD to Decimal Decoders/Drivers

DM74LS181 4-Bit Arithmetic Logic Unit

54LS85 DM54LS85 DM74LS85 4-Bit Magnitude Comparators

Features. Y LS174 contains six flip-flops with single-rail outputs. Y LS175 contains four flip-flops with double-rail outputs

DM74LS375 4-Bit Latch

MM74HC4020 MM74HC Stage Binary Counter 12-Stage Binary Counter

54LS352 DM74LS352 Dual 4-Line to 1-Line Data Selectors Multiplexers

DM74LS02 Quad 2-Input NOR Gate


DM54LS73A DM74LS73A Dual Negative-Edge-Triggered

DM74LS08 Quad 2-Input AND Gates

54LS20 DM54LS20 DM74LS20 Dual 4-Input NAND Gates

74F139 Dual 1-of-4 Decoder/Demultiplexer

54LS00 DM54LS00 DM74LS00 Quad 2-Input NAND Gates

54LS153 DM54LS153 DM74LS153 Dual 4-Line to 1-Line Data Selectors Multiplexers

DM74LS75 Quad Latch. DM74LS75 Quad Latch. General Description. Ordering Code: Connection Diagram. Logic Diagram. Function Table (Each Latch)

DM74LS09 Quad 2-Input AND Gates with Open-Collector Outputs

74F138 1-of-8 Decoder/Demultiplexer

54LS109 DM54LS109A DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops

DM54LS259 DM74LS259 8-Bit Addressable Latches

74LS393 Dual 4-Bit Binary Counter

74LVQ174 Low Voltage Hex D-Type Flip-Flop with Master Reset

54LS256 DM74LS256 Dual 4-Bit Addressable Latch

DM54LS47 DM74LS47 BCD to 7-Segment Decoder Driver with Open-Collector Outputs

DM74184 DM74185A BCD-to-Binary and Binary-to-BCD Converters

DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs

DM Bit Addressable Latch

74LCX138 Low Voltage 1-of-8 Decoder/Demultiplexer with 5V Tolerant Inputs

DM74LS05 Hex Inverters with Open-Collector Outputs

54153 DM54153 DM74153 Dual 4-Line to 1-Line Data Selectors Multiplexers

54173 DM54173 DM74173 TRI-STATE Quad D Registers

DM74LS670 3-STATE 4-by-4 Register File

74F161A 74F163A Synchronous Presettable Binary Counter

Features. Y TRI-STATE versions LS157 and LS158 with same pinouts. Y Schottky-clamped for significant improvement in A-C.

9334 DM Bit Addressable Latch

9312 DM9312 One of Eight Line Data Selectors Multiplexers

DM7404 Hex Inverting Gates

DM74LS373 DM74LS374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4013BM CD4013BC Dual D Flip-Flop

DM74LS353 Dual 4-Input Multiplexer with TRI-STATE Outputs

DM74ALS109A Dual J-K Positive-Edge-Triggered Flip-Flop with Preset and Clear

MM54HC73 MM74HC73 Dual J-K Flip-Flops with Clear

54LS160A DM74LS160A 54LS162A DM74LS162A Synchronous Presettable BCD Decade Counters

CD4027BM CD4027BC Dual J-K Master Slave Flip-Flop with Set and Reset

Features. Y Wide supply voltage range 3V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL compatibility Fan out of 2

9321 DM9321 Dual 1-of-4 Decoder

CD4029BM CD4029BC Presettable Binary Decade Up Down Counter

93L34 8-Bit Addressable Latch

DM74S373 DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

CD4024BC 7-Stage Ripple Carry Binary Counter

74F365 Hex Buffer/Driver with 3-STATE Outputs

DM7446A DM5447A DM7447A BCD to 7-Segment Decoders Drivers

MM74C90 MM74C93 4-Bit Decade Counter 4-Bit Binary Counter

74VHC574 74VHCT574 Octal D-Type Flip-Flop with 3-STATE Outputs

DM7417 Hex Buffers with High Voltage Open-Collector Outputs

MM54HC175 MM74HC175 Quad D-Type Flip-Flop With Clear

CD4028BC BCD-to-Decimal Decoder

DM Quad 2-Input NAND Buffers with Open-Collector Outputs

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L

CD4028BM CD4028BC BCD-to-Decimal Decoder

DM54LS450 DM74LS Multiplexer

CD4723BM CD4723BC Dual 4-Bit Addressable Latch CD4724BM CD4724BC 8-Bit Addressable Latch

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

DM74LS244 Octal 3-STATE Buffer/Line Driver/Line Receiver

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

DM7446A, DM7447A BCD to 7-Segment Decoders/Drivers

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

CD4013BC Dual D-Type Flip-Flop

CD4028BC BCD-to-Decimal Decoder

CD4027BC Dual J-K Master/Slave Flip-Flop with Set and Reset

CD4023M CD4023C Triple 3-Input NAND Gate CD4025M CD4025C Triple 3-Input NOR Gate

54AC174/54ACT174 Hex D Flip-Flop with Master Reset

MM54HC148 MM74HC Line Priority Encoder

Features. Y Wide supply voltage range 3 0V to 15V. Y High noise immunity 0 45 VDD (typ ) Y Low power TTL fan out of 2 driving 74L


MM54HC194 MM74HC194 4-Bit Bidirectional Universal Shift Register

Features. Y Low power TTL Fan out of 2 driving 74L. Y 5V 10V 15V parametric ratings. Y Symmetrical output characteristics

74F175 Quad D-Type Flip-Flop

CD40174BC CD40175BC Hex D-Type Flip-Flop Quad D-Type Flip-Flop

MM54HC154 MM74HC154 4-to-16 Line Decoder

CD4070BM CD4070BC Quad 2-Input EXCLUSIVE-OR Gate CD4077BM CD4077BC Quad 2-Input EXCLUSIVE-NOR Gate

54AC32 Quad 2-Input OR Gate

onlinecomponents.com

CD4071BC CD4081BC Quad 2-Input OR Buffered B Series Gate Quad 2-Input AND Buffered B Series Gate

74F174 Hex D-Type Flip-Flop with Master Reset

MM54HC173 MM74HC173 TRI-STATE Quad D Flip-Flop

DM74LS240 DM74LS241 Octal 3-STATE Buffer/Line Driver/Line Receiver

MM74HC175 Quad D-Type Flip-Flop With Clear

74F379 Quad Parallel Register with Enable

MM54HC08 MM74HC08 Quad 2-Input AND Gate

Transcription:

DM74LS90/DM74LS93 Decade and Binary Counters General Description Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the LS90 and divide-by-eight for the LS93. All of these counters have a gated zero reset and the LS90 also has gated set-to-nine inputs for use in BCD nine s complement applications. To use their maximum count length (decade or four bit binary), the B input is connected to the Q A output. The input Connection Diagrams (Dual-In-Line Packages) count pulses are applied to input A and the outputs are as described in the appropriate truth table. A symmetrical divide-by-ten count can be obtained from the LS90 counters by connecting the Q D output to the A input and applying the input count to the B input which gives a divide-by-ten square wave at output Q A. Features n Typical power dissipation 45 mw n Count frequency 42 MHz March 1998 DM74LS90/DM74LS93 Decade and Binary Counters DS006381-1 Order Number DM74LS90M or DM74LS90N See Package Number M14A or N14A Order Number DM74LS93M or DM74LS93N See Package Number M14A or N14A DS006381-2 1998 Fairchild Semiconductor Corporation DS006381 www.fairchildsemi.com

Absolute Maximum Ratings (Note 1) Supply Voltage 7V Input Voltage (Reset) 7V Input Voltage (A or B) 5.5V Recommended Operating Conditions Operating Free Air Temperature Range DM74LS Storage Temperature Range 0 C to +70 C 65 C to +150 C Symbol Parameter DM74LS90 Units Min Nom Max V CC Supply Voltage 4.75 5 5.25 V V IH High Level Input Voltage 2 V V IL Low Level Input Voltage 0.8 V I OH High Level Output Current 0.4 ma I OL Low Level Output Current 8 ma f CLK Clock Frequency (Note 2) A to Q A 0 32 MHz BtoQ B 0 16 f CLK Clock Frequency (Note 3) A to Q A 0 20 MHz BtoQ B 0 10 t W Pulse Width (Note 2) A 15 B 30 ns Reset 15 t W Pulse Width (Note 3) A 25 B 50 ns Reset 25 t REL Reset Release Time (Note 2) 25 ns t REL Reset Release Time (Note 3) 35 ns T A Free Air Operating Temperature 0 70 C Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics table are not guaranteed at the absolute maximum ratings. The Recommended Operating Conditions table will define the conditions for actual device operation. Note 2: C L = 15 pf, R L = 2kΩ,T A =25 C and V CC = 5V. Note 3: C L = 50 pf, R L = 2kΩ,T A =25 C and V CC = 5V. LS90 Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Symbol Parameter Conditions Min Typ Max Units (Note 4) V I Input Clamp Voltage V CC = Min, I I = 18 ma 1.5 V V OH High Level Output V CC = Min, I OH = Max 2.7 3.4 V Voltage V IL = Max, V IH = Min V OL Low Level Output V CC = Min, I OL = Max Voltage V IL = Max, V IH = Min 0.35 0.5 V (Note 7) I OL = 4 ma, V CC = Min 0.25 0.4 I I Input Current @ Max V CC = Max, V I = 7V Reset 0.1 Input Voltage V CC = Max A 0.2 ma V I = 5.5V B 0.4 I IH High Level Input V CC = Max, V I = 2.7V Reset 20 Current A 40 µa B 80 www.fairchildsemi.com 2

LS90 Electrical Characteristics (Continued) over recommended operating free air temperature range (unless otherwise noted) Symbol Parameter Conditions Min Typ Max Units (Note 4) I IL Low Level Input V CC = Max, V I = 0.4V Reset 0.4 Current A 2.4 ma B 3.2 I OS Short Circuit V CC = Max (Note 5) 20 100 ma Output Current I CC Supply Current V CC = Max (Note 4) 9 15 ma Note 4: All typicals are at V CC = 5V, T A = 25 C. Note 5: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 6: I CC is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded. Note 7: Q A outputs are tested at I OL = Max plus the limit value of I IL for the B input. This permits driving the B input while maintaining full fan-out capability. LS90 Switching Characteristics at V CC = 5V and T A = 25 C From (Input) R L = 2kΩ Symbol Parameter To (Output) C L = 15 pf C L = 50 pf Units Min Max Min Max f MAX Maximum Clock A to Q A 32 20 MHz Frequency B to Q B 16 10 t PLH Propagation Delay Time A to Q A 16 20 ns t PHL Propagation Delay Time A to Q A 18 24 ns t PLH Propagation Delay Time A to Q D 48 52 ns t PHL Propagation Delay Time A to Q D 50 60 ns t PLH Propagation Delay Time B to Q B 16 23 ns t PHL Propagation Delay Time B to Q B 21 30 ns t PLH Propagation Delay Time B to Q C 32 37 ns t PHL Propagation Delay Time B to Q C 35 44 ns t PLH Propagation Delay Time B to Q D 32 36 ns t PHL Propagation Delay Time B to Q D 35 44 ns t PLH Propagation Delay Time SET-9 to 30 35 ns Q A,Q D t PHL Propagation Delay Time SET-9 to 40 48 ns Q B,Q C t PHL Propagation Delay Time SET-0 to 40 52 ns Any Q 3 www.fairchildsemi.com

Recommended Operating Conditions Symbol Parameter DM74LS93 Units Min Nom Max V CC Supply Voltage 4.75 5 5.25 V V IH High Level Input Voltage 2 V V IL Low Level Input Voltage 0.8 V I OH High Level Output Current 0.4 ma I OL Low Level Output Current 8 ma f CLK Clock Frequency (Note 8) A to Q A 0 32 BtoQ B 0 16 MHz f CLK Clock Frequency (Note 9) A to Q A 0 20 BtoQ B 0 10 t W Pulse Width (Note 8) A 15 B 30 ns Reset 15 t W Pulse Width (Note 9) A 25 B 50 ns Reset 25 t REL Reset Release Time (Note 8) 25 ns t REL Reset Release Time (Note 9) 35 ns T A Free Air Operating Temperature 0 70 C Note 8: C L = 15 pf, R L = 2kΩ,T A =25 C and V CC = 5V. Note 9: C L = 50 pf, R L = 2kΩ,T A =25 C and V CC = 5V. LS93 Electrical Characteristics over recommended operating free air temperature range (unless otherwise noted) Symbol Parameter Conditions Min Typ Max Units (Note 10) V I Input Clamp Voltage V CC = Min, I I = 18 ma 1.5 V V OH High Level Output V CC = Min, I OH = Max 2.7 3.4 V Voltage V IL = Max, V IH = Min V OL Low Level Output V CC = Min, I OL = Max Voltage V IL = Max, V IH = Min 0.35 0.5 V (Note 13) I OL = 4 ma, V CC = Min 0.25 0.4 I I Input Current @Max V CC = Max, V I = 7V Reset 0.1 Input Voltage V CC = Max A 0.2 ma V I = 5.5V B 0.4 I IH High Level Input V CC = Max Reset 20 Current V I = 2.7V A 40 µa B 80 I IL Low Level Input V CC = Max, V I = 0.4V Reset 0.4 Current A 2.4 ma B 1.6 I OS Short Circuit V CC = Max (Note 11) 20 100 ma Output Current I CC Supply Current V CC = Max (Note 12) 9 15 ma Note 10: All typicals are at V CC = 5V, T A = 25 C. Note 11: Not more than one output should be shorted at a time, and the duration should not exceed one second. Note 12: I CC is measured with all outputs open, both RO inputs grounded following momentary connection to 4.5V and all other inputs grounded. Note 13: Q A outputs are tested at I OL = max plus the limit value of I IL for the B input. This permits driving the B input while maintaining full fan-out capability. www.fairchildsemi.com 4

LS93 Switching Characteristics at V CC = 5V and T A = 25 C From (Input) R L = 2kΩ Symbol Parameter To (Output) C L = 15 pf C L = 50 pf Units Min Max Min Max f MAX Maximum Clock A to Q A 32 20 MHz Frequency B to Q B 16 10 t PLH Propagation Delay Time A to Q A 16 20 ns t PHL Propagation Delay Time A to Q A 18 24 ns t PLH Propagation Delay Time A to Q D 70 85 ns t PHL Propagation Delay Time A to Q D 70 90 ns t PLH Propagation Delay Time B to Q B 16 23 ns t PHL Propagation Delay Time B to Q B 21 30 ns t PLH Propagation Delay Time B to Q C 32 37 ns t PHL Propagation Delay Time B to Q C 35 44 ns t PLH Propagation Delay Time B to Q D 51 60 ns t PHL Propagation Delay Time B to Q D 51 70 ns t PHL Propagation Delay Time SET-0 to 40 52 ns Any Q 5 www.fairchildsemi.com

Function Tables LS90 BCD Count Sequence (Note 14) Count Output LS90 Bi-Quinary (5-2) (Note 15) Count Output Q D Q C Q B Q A 0 L L L L 1 L L L H 2 L L H L 3 L L H H 4 L H L L 5 L H L H 6 L H H L 7 L H H H 8 H L L L 9 H L L H LS93 Count Sequence (Note 16) Count Output Q D Q C Q B Q A 0 L L L L 1 L L L H 2 L L H L 3 L L H H 4 L H L L 5 L H L H 6 L H H L 7 L H H H 8 H L L L 9 H L L H 10 H L H L 11 H L H H 12 H H L L 13 H H L H 14 H H H L 15 H H H H Q A Q D Q C Q B 0 L L L L 1 L L L H 2 L L H L 3 L L H H 4 L H L L 5 H L L L 6 H L L H 7 H L H L 8 H L H H 9 H H L L Note 14: Output Q A is connected to input B for BCD count. Note 15: Output Q D is connected to input A for bi-quinary count. Note 16: Output Q A is connected to input B. Note 17: H = High Level, L = Low Level, X = Don t Care. LS90 Reset/Count Truth Table Reset Inputs Output R0(1) R0(2) R9(1) R9(2) Q D Q C Q B Q A H H L X L L L L H H X L L L L L X X H H H L L H X L X L COUNT L X L X COUNT L X X L COUNT X L L X COUNT LS93 Reset/Count Truth Table Reset Inputs Output R0(1) R0(2) Q D Q C Q B Q A H H L L L L L X COUNT X L COUNT www.fairchildsemi.com 6

Logic Diagrams LS90 LS93 DS006381-4 DS006381-3 The J and K inputs shown without connection are for reference only and are functionally at a high level. 7 www.fairchildsemi.com

8

Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Molded Package (M) Order Number DM74LS90M or DM74LS93M Package Number M14A 14-Lead Molded Dual-In-Line Package (N) Order Number DM74LS90N or DM74LS93N Package Number N14A 9 www.fairchildsemi.com

DM74LS90/DM74LS93 Decade and Binary Counters LIFE SUPPORT POLICY FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DE- VICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMI- CONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. Fairchild Semiconductor Corporation Americas Customer Response Center Tel: 1-888-522-5372 www.fairchildsemi.com Fairchild Semiconductor Europe Fax: +49 (0) 1 80-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 8 141-35-0 English Tel: +44 (0) 1 793-85-68-56 Italy Tel: +39 (0) 2 57 5631 Fairchild Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: +852 2737-7200 Fax: +852 2314-0061 National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179 Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.