Implementing Memristor Based Chaotic Circuits

Similar documents
Memristor Based Chaotic Circuits

Complex Dynamics of a Memristor Based Chua s Canonical Circuit

Mathematical analysis of a third-order memristor-based Chua oscillators

IMPLEMENTING MEMRISTOR BASED CHAOTIC CIRCUITS

A FEASIBLE MEMRISTIVE CHUA S CIRCUIT VIA BRIDGING A GENERALIZED MEMRISTOR

Maximum Achievable Gain of a Two Port Network

Pinched hysteresis loops are a fingerprint of square law capacitors

Implementation of a new memristor-based multiscroll hyperchaotic system

SIMPLEST CHAOTIC CIRCUIT

Experimental verification of the Chua s circuit designed with UGCs

Chua s Oscillator Using CCTA

Simple Chaotic Oscillator: From Mathematical Model to Practical Experiment

Experimental and numerical realization of higher order autonomous Van der Pol-Duffing oscillator

Experimental Characterization of Nonlinear Dynamics from Chua s Circuit

Copyright 1996, by the author(s). All rights reserved.

CS 436 HCI Technology Basic Electricity/Electronics Review

Chua s Circuit: The Paradigm for Generating Chaotic Attractors

Simulation of Non-autonomous Chaotic Circuit on LABVIEW Using Nonlinear Electrolytic Device

Contributions to the Study of Autonomous Chaotic Circuits and Cellular Automata

Majid Sodagar, 1 Patrick Chang, 1 Edward Coyler, 1 and John Parke 1 School of Physics, Georgia Institute of Technology, Atlanta, Georgia 30332, USA

A simple electronic circuit to demonstrate bifurcation and chaos

A Memristive Diode Bridge-Based Canonical Chua s Circuit

A short history of memristor development. R. Stanley Williams HP Labs

Experiment 9 Equivalent Circuits

A Two-Dimensional Chaotic Logic Gate for Improved Computer Security

Chua circuit - Scholarpedia

Problem Set 5 Solutions

Window Function Analysis of Nonlinear Behaviour of Fourth Fundamental Passive Circuit Element: Memristor

Experiment Guide for RC Circuits

Time Varying Circuit Analysis

From Spin Torque Random Access Memory to Spintronic Memristor. Xiaobin Wang Seagate Technology

On Chaotic Behavior of a Class of Linear Systems with Memristive Feedback Control

A New Circuit for Generating Chaos and Complexity: Analysis of the Beats Phenomenon

Experimental Characterization of Nonlinear Dynamics from Chua s Circuit

Schedule. ECEN 301 Discussion #20 Exam 2 Review 1. Lab Due date. Title Chapters HW Due date. Date Day Class No. 10 Nov Mon 20 Exam Review.

A New Dynamic Phenomenon in Nonlinear Circuits: State-Space Analysis of Chaotic Beats

Figure Circuit for Question 1. Figure Circuit for Question 2

COMPLEX DYNAMICS IN HYSTERETIC NONLINEAR OSCILLATOR CIRCUIT

Nonlinear Dynamics of Chaotic Attractor of Chua Circuit and Its Application for Secure Communication

Introducing chaotic circuits in an undergraduate electronic course. Abstract. Introduction

Chaos in Modified CFOA-Based Inductorless Sinusoidal Oscillators Using a Diode

HIGHER-ORDER SPECTRA OF NONLINEAR POLYNOMIAL MODELS FOR CHUA S CIRCUIT

Geometric interpretation of signals: background

The Wien Bridge Oscillator Family

A SYSTEMATIC APPROACH TO GENERATING n-scroll ATTRACTORS

Modeling Skin Effect in Inductors

Finding the Missing Memristor

Electronics II. Final Examination

Problem Set 4 Solutions

AN ELECTRIC circuit containing a switch controlled by

Energy Storage Elements: Capacitors and Inductors

Electric-Energy Generation Using Variable-Capacitive Resonator for Power-Free LSI: Efficiency Analysis and Fundamental Experiment

Parameter Matching Using Adaptive Synchronization of Two Chua s Oscillators: MATLAB and SPICE Simulations

Research Article Adaptive Control of Chaos in Chua s Circuit

Dynamics of Two Resistively Coupled Electric Circuits of 4 th Order

Electric Circuits Fall 2015 Solution #5

INDUCTANCE Self Inductance

An Analogue Circuit to Study the Forced and Quadratically Damped Mathieu-Duffing Oscillator

Introducing Chaotic Circuits in Analog Systems Course

RICH VARIETY OF BIFURCATIONS AND CHAOS IN A VARIANT OF MURALI LAKSHMANAN CHUA CIRCUIT

Chaotic memristor. T. Driscoll Y.V. Pershin D.N. Basov M. Di Ventra

Solution: Based on the slope of q(t): 20 A for 0 t 1 s dt = 0 for 3 t 4 s. 20 A for 4 t 5 s 0 for t 5 s 20 C. t (s) 20 C. i (A) Fig. P1.

Chapter 3. Resistance. Copyright 2011 by Pearson Education, Inc. publishing as Pearson [imprint] Introductory Circuit Analysis, 12/e Boylestad

Physics for Scientists & Engineers 2

EEE 184 Project: Option 1

Experimental observation of direct current voltage-induced phase synchronization

6. Introduction and Chapter Objectives

Lab 9/14/2012. Lab Power / Energy Series / Parallel Small Signal Applications. Outline. Power Supply

A New Chaotic Behavior from Lorenz and Rossler Systems and Its Electronic Circuit Implementation

Information Storage Capacity of Crossbar Switching Networks

EE 321 Analog Electronics, Fall 2013 Homework #3 solution

Designing Information Devices and Systems I Fall 2018 Lecture Notes Note Introduction: Op-amps in Negative Feedback

Massachusetts Institute of Technology Department of Electrical Engineering and Computer Science Electronic Circuits Fall 2000.

Chua's circuit decomposition: a systematic design approach for chaotic oscillators

Problem info Geometry model Labelled Objects Results Nonlinear dependencies

Single amplifier biquad based inductor-free Chua s circuit

AN EQUATION FOR GENERATING CHAOS AND ITS MONOLITHIC IMPLEMENTATION

Elwakil, Ahmed S.; Kennedy, Michael Peter. Article (peer-reviewed)

Introduction to AC Circuits (Capacitors and Inductors)

Trade Space Exploration with Ptolemy II

0 t < 0 1 t 1. u(t) =

Midterm Exam (closed book/notes) Tuesday, February 23, 2010

A Memristor Model with Piecewise Window Function

Appendix A Installing QUCS

The Approximating Impedance

Homework 3 Solution. Due Friday (5pm), Feb. 14, 2013

Homework Assignment 09

A JFET-based Circuit for Realizing a Precision and Linear Floating Voltage-controlled Resistance

Research Article Diffusive Synchronization of Hyperchaotic Lorenz Systems

A SYSTEMATIC PROCEDURE FOR SYNCHRONIZING HYPERCHAOS VIA OBSERVER DESIGN

Genesis and Catastrophe of the Chaotic Double-Bell Attractor

Copyright 1965, by the author(s). All rights reserved.

Construction of Classes of Circuit-Independent Chaotic Oscillators Using Passive-Only Nonlinear Devices

Copyright 1990, by the author(s). All rights reserved.

Basics of Network Theory (Part-I)

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

RF Upset and Chaos in Circuits: Basic Investigations. Steven M. Anlage, Vassili Demergis, Ed Ott, Tom Antonsen

The Smallest Transistor-Based Nonautonomous Chaotic Circuit

At point G V = = = = = = RB B B. IN RB f

Deterministic Chaos Lab

Transcription:

Implementing Memristor Based Chaotic Circuits Bharathwaj Muthuswamy Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2009-156 http://www.eecs.berkeley.edu/pubs/techrpts/2009/eecs-2009-156.html November 8, 2009

Copyright 2009, by the author(s). All rights reserved. Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to republish, to post on servers or to redistribute to lists, requires prior specific permission. Acknowledgement Many thanks to Dr. Leon O. Chua for his support and guidance.

Implementing Memristor Based Chaotic Circuits Bharathwaj Muthuswamy November 8, 2009 1 Introduction The memristor was postulated as the fourth circuit element by Leon O. Chua in 1971 [2]. It thus took its place along side the rest of the more familiar circuit elements such as the resistor, capacitor, and inductor. The common thread that binds these four elements together as the four basic elements of circuit theory is the fact that the characteristics of these elements relate the four variables in electrical engineering (voltage, current, flux and charge) intimately. Fig. 1 shows this relationship graphically [1]. Figure 1: The four basic circuit elements 1

The memristor is a two terminal element, in which the magnetic flux (φ) between the terminals is a function of the electric charge that passes through the device [1] [3]. The memristor M used in this work is a flux controlled memristor that is characterized by its incremental menductance [1] function W (φ) describing the flux-dependent rate of change of charge: W (φ) = dq(φ) dφ (1) The relationship between the voltage across (v(t)) and the current through (i(t)) the memristor is thus given by: i(t) = W (φ(t))v(t) (2) Memristor is an acronym for memory-resistor because in Eq. 2, since W (φ(t)) = W ( v(t)), the integral operator on the menductance function means the function remembers the past history of voltage values. Of course, if W (φ(t)) = W ( v(t)) = constant, a memristor is simply a resistor. For over thirty years, the memristor was not significant in circuit theory. In 2008, Williams et. al. [1] fabricated a solid state implementation of the memristor and thereby cemented its place as the 4th circuit element. They used two titanium dioxide films, with varying resistance which is dependent on how much charge has been passed through it in a particular direction. As a result of this realization, it is possible to have nonvolatile memory on a nano scale. However, as of the writing of this report, memristors are commercially unavailable. Therefore, this report proposes an analog circuit implementation of a memristor. This memristor is used to synthesize a chaotic circuit on a breadboard. To our knowledge, this is the first breadboard implementation of a memristor and a chaotic circuit based on the memristor. The report is organized as follows: the next section gives an overview of the memristor based chaotic circuit. Section 3 then describes the practical implementation of the memristor. Section 4 shows the limit cycles and strange attractors obtained from this circuit. Section 5 is the conclusions followed by acknowledgments and references. 2 Overview of Canonical Memristor Based Chaotic Circuit Refering to Table 1, we derived the memristor-based chaotic circuit by simply replacing the nonlinear resistor in Chua s circuit [4] with a flux-controlled memristor. Note that we derived the menductance nonlinearity by using the constraint of hyperbolic equilibrium points (condition 1 of Shilnikov s Theorem [4]). 2

Table 1: In order to obtain the memristor based chaotic circuit, we replaced the nonlinear resistor in Chua s circuit with a memristor. The equations governing our memristor-based chaotic circuit are: dφ dv 1 (t) dv 2 (t) di L (t) = v 1 (t) = 1 ( v2 (t) v 1 (t) C 1 R = 1 ( v1 (t) v 2 (t) C 2 R = v 2(t) L ) W (φ(t)) v 1 (t) ) i(t) The intuitive justification for dimensional extension is that an active nonlinearity is very important for obtaining a chaotic circuit. The dimensional extension not only preserves the active nonlinearity, it also introduces another nonlinearity in terms of the product (W (φ(t))v 1 (t)) in the equation above. These two nonlinearities should combine to give rise to chaos, as we observed. We call this the canonical memristor based chaotic circuit since the circuit has been derived from the canonical Chua s circuit. For details such as Lyapunov exponents please refer to [3]. (3) 3

Table 2: Attractors from the state-scaled canonical memristor-based circuit 4

3 Practical Implementation of the Memristor and the Chaotic Circuit Since the circuit proposed in the previous section has been derived from Chua s circuit, it is possible that replacing the piecewise-linear menductance with a smooth menductance a la Zhong [5] should still result in chaotic behavior. The advantage of the smooth menductance nonlinearity is that it can be easily synthesized, as this section shows. Consider the Q(φ) given below. Q(φ) = αφ + βφ 3 (4) The expression for i m (t) can be derived from Eq. 4 and basic definitions Eqs. 1 and 2: i m (t) = dq dφ dφ = d ( αφ + βφ 3 ) v(t) dφ = ( α + β 3φ 2) v(t) = W (φ(t)) v(t) Since φ(t) = v(t), we have the following expression for the current through our memristor with a cubic nonlinearity: ( ( ) ) 2 i m (t) = α + β 3 v(t) v(t) (5) The basic circuit to realize the current expression above is the multiplier circuit in a feedback loop from [5]. A block diagram view of the circuit along with an integrator is shown in Fig. 2. The circuit in Fig. 2 is the analog implementation of our memristor. In Fig. 2, U 1 is the integrator for implementing φ(t) = v(t). U2 is the multiplier that implements φ(t) 2. Multiplier U3 implements φ(t) 2 10 v(t)(r4+r5) 10 R 4. Refer to the AD633 four-quadrant analog multiplier datasheet for further information. U 4, op-amp AD711kN, is the current inverter and implements the function (if R 1 = R 2 ): (( i(t) = v ) 2 ) v(t) v (R 4 + R 5 ) 1 + (6) R 3 10 10 R 4 R 3 In Eq. 5, we will choose α = 0.599 10 3 and β = 0.0218 10 3. These parameters were obtained from [5]. For these parameters, a Mathematica plot of the charge versus flux and the menductance function is shown in Fig. 3. Using the values of α and β in Eq. 6, we get the following values for the components in Fig. 2: R 1 = R 2 = 2k, R 3 = 1.69k, R 4 = 30k, R 5 = 29k. Practically speaking, 10 5

Figure 2: Practical Circuit for Realizing a memristor. R 4 > 1 kω and R 5 < 100 kω [5]. Now, the memory for the system is in the integrator in Eq. 6. Therefore, in order to realize a practical integrator circuit we rescaled the state variables in Eq. 3 to get the equations below. dφ dv 1 (t) dv 2 (t) di L (t) = 1000 v 1 (t) = 1 ( v2 (t) v 1 (t) C 1 R = 1 ( v1 (t) v 2 (t) C 2 R = v 2(t) L ) (α + β3 φ 2 ) v 1 (t) ) i(t) The menductance parameters have already been defined. The circuit parameters (7) 6

Figure 3: Plot of Charge vs. Flux along with a plot of the menductace function for our memristor in Eq. 7 are C 2 = 68 nf, C 1 = 6.8 nf, L = 18 mh (parameters from [5]). We now have all the parameters necessary to synthesize the circuit. The complete circuit schematic is shown in Fig. 4. We use a voltage buffer U1 1 to avoid loading effects. 7

8 Figure 4: Schematic of the memristor based chaotic circuit.

4 Limit Cycles, Strange Attractors and Power Spectra from the Memristor Chaotic Circuit Fig. 5 shows a limit cycle and a chaotic attractor from the memristor based chaotic circuit. The images were taken using a Agilent Intuilink and National Instruments software. The oscilloscope used is an Agilent 54600D. 9

10 Figure 5: Phase plot, time domain waveforms and power spectra for a limit cycle and a strange attractor from the memristor based chaotic circuit. Channel 1 (X) is across φ(t) (Node 15 in Fig. 4) and Channel 2 (Y) is across v 2 (t) (Node 9 in Fig. 4).

Notice the difference in the frequency spectra between the limit cycle and the attractor. The fourier transform suggests that the limit cycle is periodic. The frequency spectrum of the attractor is wideband, suggesting chaotic behavior. 5 Conclusions In this report we have proposed a practical circuit for realizing a memristor and a chaotic circuit based on the memristor. The advantage of this circuit is that polynomial menductance functions could be implemented using more analog multipliers. It would be interesting to implement memristor chaotic ircuits with higher order menductance functions. 6 Acknowledgments The author would like to thank Dr. Leon O. Chua for his guidance and support. References [1] D.B. Strukov and G.S Snider and G.R. Stewart and R.S Williams, The Missing Memristor Found. Nature:453, pp. 80-83, 2008. [2] L. O. Chua, Memristor - The Missing Circuit Element. IEEE Transactions on Circuit Theory, CAT-18:5, pp. 507-519, 1971. [3] B. Muthuswamy and P. P. Kokate, Memristor-Based Chaotic Circuits. IETE Technical Review-26:6, pp. 415-426, Nov. 2009. [4] T. Matsumoto and L.O.Chua and M. Komuro, The Double Scroll. IEEE Transactions on Circuits and Systems:32, pp. 797-818, Aug. 1985. [5] G. Zhong, Implementation of Chua s Circuit with a Cubic Nonlinearity. IEEE Transactions on Circuits and Systems-41:12, pp. 934-941. 1994. 11