Electronics II. Midterm II

Similar documents
Electronics II. Final Examination

Electronics II. Midterm II

Electronics II. Midterm #2

Electronics II. Final Examination

Electronics II. Midterm #1

Electronics II. Midterm #2

Electronics II. Final Examination

55:041 Electronic Circuits The University of Iowa Fall Exam 2

Homework Assignment 08

ECE-343 Test 2: Mar 21, :00-8:00, Closed Book. Name : SOLUTION

ECE-343 Test 1: Feb 10, :00-8:00pm, Closed Book. Name : SOLUTION

Homework Assignment 09

Final Exam. 55:041 Electronic Circuits. The University of Iowa. Fall 2013.

6.012 Electronic Devices and Circuits Spring 2005

Circle the one best answer for each question. Five points per question.

Biasing the CE Amplifier

CE/CS Amplifier Response at High Frequencies

EECS 105: FALL 06 FINAL

ECE 3050A, Spring 2004 Page 1. FINAL EXAMINATION - SOLUTIONS (Average score = 78/100) R 2 = R 1 =

ECE137B Final Exam. There are 5 problems on this exam and you have 3 hours There are pages 1-19 in the exam: please make sure all are there.

Bipolar Junction Transistor (BJT) - Introduction

ECE2210 Final given: Spring 08

Electric Circuits I. Midterm #1

ECE 6412, Spring Final Exam Page 1

ECE-342 Test 3: Nov 30, :00-8:00, Closed Book. Name : Solution

University of Toronto. Final Exam

Assignment 3 ELEC 312/Winter 12 R.Raut, Ph.D.

ECE 6412, Spring Final Exam Page 1 FINAL EXAMINATION NAME SCORE /120

Systematic Design of Operational Amplifiers

55:041 Electronic Circuits The University of Iowa Fall Final Exam

EE105 Fall 2014 Microelectronic Devices and Circuits

MICROELECTRONIC CIRCUIT DESIGN Second Edition

Lecture 11: J-FET and MOSFET

Electric Circuits I Final Examination

Lecture 37: Frequency response. Context

Electronic Circuits Summary

ECE 523/421 - Analog Electronics University of New Mexico Solutions Homework 3

Refinements to Incremental Transistor Model

Advanced Current Mirrors and Opamps

ID # NAME. EE-255 EXAM 3 April 7, Instructor (circle one) Ogborn Lundstrom

Voltage AmpliÞer Frequency Response

5. EXPERIMENT 5. JFET NOISE MEASURE- MENTS

Chapter 13 Small-Signal Modeling and Linear Amplification

Lecture 15: MOS Transistor models: Body effects, SPICE models. Context. In the last lecture, we discussed the modes of operation of a MOS FET:

ECE 255, Frequency Response

Chapter 10 Feedback. PART C: Stability and Compensation

Errata of CMOS Analog Circuit Design 2 nd Edition By Phillip E. Allen and Douglas R. Holberg

I. Frequency Response of Voltage Amplifiers

Amplifiers, Source followers & Cascodes

RIB. ELECTRICAL ENGINEERING Analog Electronics. 8 Electrical Engineering RIB-R T7. Detailed Explanations. Rank Improvement Batch ANSWERS.

SOME USEFUL NETWORK THEOREMS

Studio 9 Review Operational Amplifier Stability Compensation Miller Effect Phase Margin Unity Gain Frequency Slew Rate Limiting Reading: Text sec 5.

ECE2210 Final given: Fall 13

Bipolar junction transistors

JFET Operating Characteristics: V GS = 0 V 14. JFET Operating Characteristics: V GS = 0 V 15

Microelectronic Circuit Design 4th Edition Errata - Updated 4/4/14

Lecture 24 Multistage Amplifiers (I) MULTISTAGE AMPLIFIER

2N5545/46/47/JANTX/JANTXV

Department of Electrical Engineering and Computer Sciences University of California, Berkeley. Final Exam Solutions

Monolithic N-Channel JFET Dual

and V DS V GS V T (the saturation region) I DS = k 2 (V GS V T )2 (1+ V DS )

ESE319 Introduction to Microelectronics. Feedback Basics

Electric Circuits I FINAL EXAMINATION

University of Pennsylvania Department of Electrical and Systems Engineering ESE 319 Microelectronic Circuits. Final Exam 10Dec08 SOLUTIONS

ECE 546 Lecture 11 MOS Amplifiers

Chapter 6: Field-Effect Transistors

At point G V = = = = = = RB B B. IN RB f

UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences

Electronic Devices and Circuits Lecture 18 - Single Transistor Amplifier Stages - Outline Announcements. Notes on Single Transistor Amplifiers

Lecture 310 Open-Loop Comparators (3/28/10) Page 310-1

CARLETON UNIVERSITY. FINAL EXAMINATION December DURATION 3 HOURS No. of Students 130

CMOS Analog Circuits

EE105 Fall 2015 Microelectronic Devices and Circuits Frequency Response. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)

1. (50 points, BJT curves & equivalent) For the 2N3904 =(npn) and the 2N3906 =(pnp)

ECE137B Final Exam. Wednesday 6/8/2016, 7:30-10:30PM.

Chapter7. FET Biasing

UNIVERSITY OF CALIFORNIA, BERKELEY College of Engineering Department of Electrical Engineering and Computer Sciences

Lecture 13 MOSFET as an amplifier with an introduction to MOSFET small-signal model and small-signal schematics. Lena Peterson

Lecture 04: Single Transistor Ampliers

BJT Biasing Cont. & Small Signal Model

Electronic Circuits 1. Transistor Devices. Contents BJT and FET Characteristics Operations. Prof. C.K. Tse: Transistor devices

GEORGIA INSTITUTE OF TECHNOLOGY School of Electrical and Computer Engineering

Vidyalankar S.E. Sem. III [EXTC] Analog Electronics - I Prelim Question Paper Solution

EE 330 Lecture 25. Amplifier Biasing (precursor) Two-Port Amplifier Model

DATA SHEET. BF245A; BF245B; BF245C N-channel silicon field-effect transistors DISCRETE SEMICONDUCTORS

Electric Circuits I. Midterm #1 Examination

3. Basic building blocks. Analog Design for CMOS VLSI Systems Franco Maloberti

Capacitors Diodes Transistors. PC200 Lectures. Terry Sturtevant. Wilfrid Laurier University. June 4, 2009

Chapter 4 Field-Effect Transistors

EE 330. Lecture 35. Parasitic Capacitances in MOS Devices

Analog Circuit Design Discrete & Integrated

Digital VLSI Design I

Lecture 140 Simple Op Amps (2/11/02) Page 140-1

ESE319 Introduction to Microelectronics Bode Plot Review High Frequency BJT Model

IFB270 Advanced Electronic Circuits

ELECTRONIC SYSTEMS. Basic operational amplifier circuits. Electronic Systems - C3 13/05/ DDC Storey 1

EE 330 Lecture 22. Small Signal Modelling Operating Points for Amplifier Applications Amplification with Transistor Circuits

Half-circuit incremental analysis techniques

ECEN 325 Electronics

Chapter 9 Frequency Response. PART C: High Frequency Response

Transcription:

The University of Toledo f4ms_elct7.fm - Section Electronics II Midterm II Problems Points. 7. 7 3. 6 Total 0 Was the exam fair? yes no

The University of Toledo f4ms_elct7.fm - Problem 7 points Given in Figure.(a) is a feedback amplifier circuit model that is to be designed. Figure.(b) shows an excerpt from the data sheet of the operational amplifier Integrated Circuit (IC) that is available to be used in the design and implementation of the circuit model of Figure.(a). A o = 40dB Σ A Midband voltage gain A fwo = 00dB DC-zero frequency = 0Hz v i v f β v o HF Dominant pole frequency ω d = 6.8Krad/s Slew Rate = 0.5V/µs Power supply voltage V CC = 5V (a) (b) Figure. Feedback amplifier to be designed. (a)feedback amplifier s circuit model. (b)parameter values of the operational amplifier IC to be used as the forward-gain amplifier in the circuit of Fig..(a). For the operational amplifier IC whose parameter values are shown in Figure.(b), demonstrate an ability to:. recognize the definition of an IC operational amplifier parameters, and use their values to assess other performance metrics of the amplifier;. design the feedback amplifier, whose circuit model is shown in Figure., which will: (a) use the given IC amplifier as the forward-gain amplifier, (b) have the midband gain decreased by A o [db] WRT the given IC amplifier s; 3. analyze the feedback amplifier under design to determine: (a) bandwidth of the designed feedback amplifier, (b) full-power bandwidth of the designed feedback amplifier. Solution Hint # For full credit, give answers to all questions, prepare all required circuit diagrams and all mathematical expressions in the space reserved for them; include all symbolic and numerical expressions whose evaluation produces the shown numerical results. An explicit demonstration of understanding the following solution steps is expected.. Calculate the value of reverse transmission factor β that will insure that the feedback amplifier of Figure. will have the midband voltage gain lesser by A o than the forward-gain IC amplifier. /3/4

The University of Toledo f4ms_elct7.fm - 3 Show your calculation in the space reserved for equation(s) (-). A fo [db] = A fwo [db] - A o = 00-40 = 60 db A fo = 0 3 = 000 β A fo = 000 = 0.00 (-). Prepare a drawing of the Bode plot of the asymptotic amplitude characteristic of the forward gain amplifier. Show your work in the space reserved for Figure.. 00 A fw (ω)[db] ω d 80 60 A fo ω H 40 0 0 0 4 0 3 0 0 0 0 0 3 0 4 0 5 0 6 lg ω ω d Figure. Asymptotic Bode Plot of the magnitude A fw (ω) of the given IC s transfer function A fw (s)..3 Using the prepared Bode plot of Figure., determine the bandwidth of the feedback amplifier of Figure. Show the result of your work inside the Figure., and show your calculation in the space reserved for equation(s) (-). From Figure., the high-frequency corner of the midband frequency range is: ω H = 0 ω d = 0 6.8Krad/s = 0 0 6.8 Krad/s = 6.8 Mrad/s BW = f H - 0 = MHz- 0 = MHz f H = MHz (-) /3/4

The University of Toledo f4ms_elct7.fm - 4.4 Determine the gain-bandwidth product of the feedback amplifier of Figure.. Show your calculation in the space reserved for equation(s) (-3). According to determined values of A fo and f H, GBW = A fo f H = 0 3 0 6 = 0 9 = 000 MHz (-3) Also, since GBW product is independent of frequency, GBW = A fwo f d = 0 5 0 4 = 0 9 = 000 MHz.5 Determine the full-power bandwidth of the feedback amplifier of Figure.. Show your calculation in the space reserved for equation(s) (-4). With the rail-to-rail output signal swing, BW ful-power = Slew rate π(v Omax - V Omin ) = Slew rate π(v CC - 0) = 0.5 06 π(5-0) (-4) = 05 = 0.6 KHz 9.4 /3/4

The University of Toledo f4ms_elct7.fm - 5 Problem 7 points Given is the electric circuit model of a Reference Current Source cell shown in Figure.(a). E + - V EB E + - V EB =0V C B + - V CC C B + - V CC=0V I REF I REF R int R int (a) (b) Figure. BJT Reference Current Source cell circuit model. (a) The complete circuit model. (b)nonlinear AC model for the model in Figure.(a). For the given electric circuit model of Figure.(a), demonstrate an ability to:. prepare and use in analysis the small-signal linearized equivalent models of bipolar junction transistors (BJTs),. determine an expression for the internal AC resistance R int of a given reference current source,. Hint # For full credit, give answers to all questions, prepare all required circuit diagrams and all equations in the space reserved for them; include all symbolic and numerical expressions whose evaluation produces the shown numerical results. An explicit demonstration of understanding the following solution steps is expected. 0.5. Label on the circuit models in Figures.(a),.(b) and.(b) the locations of the transistor terminals: E, B, and C. 0.5 0.5. Prepare the nonlinear AC circuit model of the circuit model shown in Figure.(a). Show the prepared model in the space reserved for Figure.(b)..3 Prepare the small-signal equivalent circuit model of the BJT, and show the prepared model in the space reserved for Figure.(a). /3/4

The University of Toledo f4ms_elct7.fm - 6.4 Prepare the small-signal, linearized AC, circuit model for the circuit model shown in Figure.(a., Show the prepared model in the space reserved for Figure.(b). B i b i c C v r π be β o i b r ο v ce i t v t R int C i c B i b βo i b r ο rπ E E (a) (b) Figure. Reference Current Source circuit models. (a) Small-signal model of the BJT transistor. (b)smallsignal linearized AC model of the BJT Reference Current Source shown in Figure.(a). Hint # Notice that in the equivalent circuits of Figures.(b) and.(b) the internal AC resistance, R int, of the analyzed Reference Current Source appears between nodes C and E. As a consequence, the remaining steps for determining R int are:.5 through.7..5 Modify the circuit model of Figure.(b) by connecting a test current source, i t, between the nodes C and E, with its current direction into C..5.6 Prepare the equations that solve the modified circuit of Figure.(b) for the voltage v t that appears across the current source i t, and has the active convention positive reference direction with respect to i t. Show the necessary symbolic calculations in the space reserved for equations (-). Since the base current i b in the circuit of Figure.(b) has the value i b = 0A all of the current i t flows through resistance r o, and consequently, v t = r o i t (-).7 Solve the resulting equation(s) of section.6 for the ratio v t /i t. Show the necessary symbolic calculations in the space reserved for equations (-). Solving equation (-) gives, R int = v t i t = r o (-) /3/4

The University of Toledo f4ms_elct7.fm - 7 Problem 3 6 points Given is the electric circuit model of a MOSFET differential amplifier shown in Figure 3.(a). +V DD R D =5kΩ +V DD v G + - R D R D V ID OD I D M M I S I S + - V TN =.V R D R D I SS =ma k n = 48µA/V I D I D V DD =8V M M v G I S I S v G =0 + - + - V GS I SS V GS V GS I SS V GS (a) (b) Figure 3. A MOSFET differential amplifier circuit model. (a) The circuit model with connected signal sources. (b)equivalent DC circuit model. for determining the quiescent operating points of the transistors in the circuit of Figure 3.(a). For the given amplifier s circuit model of Figure 3.(a), demonstrate an ability to determine:. operating point of the matched transistors in the circuit of a differential amplifier,. small signal parameters of the transistors, Hint #For full credit, give answers to all questions, prepare all required circuit diagrams and all equations in the space reserved for them; include in due succession all symbolic and numerical expressions whose evaluation produces the shown results. Solution An explicit demonstration of understanding the following solution steps is expected. 3. In the space reserved for Figure 3.(b), prepare the DC equivalent circuit model for determining the quiescent operating points of the transistors in the circuit of Figure 3.(a). 3. Calculate the drain current values of the transistors in the amplifier s circuit model of Figure 3.(b). Show your calculation in the space reserved for equation (3-). I D = -I S = - -I SS = I SS = 0-3 = 6 0-3 A (3-) /3/4

The University of Toledo f4ms_elct7.fm - 8 3.3 Calculate the indicated gate to source voltage, V GS, of the transistor(s) in the amplifier s circuit model of Figure 3.. Show your calculation in the space reserved for equation (3-) V GS = V TN + I D (3-) =. + 6 0-3 k 48 0-6 =. + 5 = 6.9V n 0 3.4 Calculate the common value of the drain to source voltages, V DS and V DS, of the transistors in the amplifier s circuit model of Figure 3.. Show your calculation in the space reserved for equation (3-3). KVL: V DS = - I D R D + V DD + V GS = - I SS = - 6 0-3 5 0 3 + 8 + 6.9 = 4.9V 4 0 3 R D + V DD + V GS = (3-3) 3.5 In the space reserved for Figure 3., show the unilateral low-frequency small-signal circuit model of the MOSFET transistor. G i d D v gs g m v gs ro v ds S 3.6 Using the given values of circuit element parameters and currents, determine the value of the small signal transconductance, g m, of the transistors in the given amplifier circuit. Show your calculation in the space reserved for equation (3-4). I D 6 0-3 g m = V GS -V = = 0.8 0-3 A/V TN 6.9-. (3-4) /3/4